[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug 1862167] Re: Variation of SVE register size (qemu-user-aarch64)
From: |
Peter Maydell |
Subject: |
[Bug 1862167] Re: Variation of SVE register size (qemu-user-aarch64) |
Date: |
Tue, 11 Feb 2020 12:42:29 -0000 |
Note also that the vector length in SVE is not fixed -- you should be
writing your guest code to support arbitrary vector lengths, because
otherwise it will not run on all SVE-supporting CPUs.
--
You received this bug notification because you are a member of qemu-
devel-ml, which is subscribed to QEMU.
https://bugs.launchpad.net/bugs/1862167
Title:
Variation of SVE register size (qemu-user-aarch64)
Status in QEMU:
New
Bug description:
Specification of ARMv8-A SVE extention allows various values for the
size of the SVE register. On the other hand, it seems that the current
qemu-aarch64 supports only the maximum length of 2048 bits as the SVE
register size. I am writing an assembler program for a CPU that is
compliant with ARMv8-A + SVE and has a 512-bit SVE register, but when
this is run with qemu-user-aarch64, a 2048-bit load / store
instruction is executed This causes a segmentation fault. Shouldn't
qeum-user-aarch64 have an option to specify the SVE register size?
To manage notifications about this bug go to:
https://bugs.launchpad.net/qemu/+bug/1862167/+subscriptions