[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC v3 71/71] target/riscv: gdb: support vector registers for rv32
|
From: |
frank . chang |
|
Subject: |
[RFC v3 71/71] target/riscv: gdb: support vector registers for rv32 |
|
Date: |
Thu, 6 Aug 2020 18:47:08 +0800 |
From: Greentime Hu <greentime.hu@sifive.com>
This patch adds vector support for rv32 gdb. It allows gdb client to access
vector registers correctly.
Signed-off-by: Greentime Hu <greentime.hu@sifive.com>
Signed-off-by: Frank Chang <frank.chang@sifive.com>
---
gdb-xml/riscv-32bit-csr.xml | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/gdb-xml/riscv-32bit-csr.xml b/gdb-xml/riscv-32bit-csr.xml
index 3d2031da7dc..bb98b927995 100644
--- a/gdb-xml/riscv-32bit-csr.xml
+++ b/gdb-xml/riscv-32bit-csr.xml
@@ -248,4 +248,11 @@
<reg name="mucounteren" bitsize="32"/>
<reg name="mscounteren" bitsize="32"/>
<reg name="mhcounteren" bitsize="32"/>
+ <reg name="vstart" bitsize="32" group="vector"/>
+ <reg name="vxsat" bitsize="32" group="vector"/>
+ <reg name="vxrm" bitsize="32" group="vector"/>
+ <reg name="vcsr" bitsize="32" group="vector"/>
+ <reg name="vl" bitsize="32" group="vector"/>
+ <reg name="vtype" bitsize="32" group="vector"/>
+ <reg name="vlenb" bitsize="32" group="vector"/>
</feature>
--
2.17.1
- [RFC v3 61/71] target/riscv: rvv-1.0: remove vmford.vv and vmford.vf, (continued)
- [RFC v3 61/71] target/riscv: rvv-1.0: remove vmford.vv and vmford.vf, frank . chang, 2020/08/06
- [RFC v3 62/71] target/riscv: rvv-1.0: remove integer extract instruction, frank . chang, 2020/08/06
- [RFC v3 63/71] target/riscv: rvv-1.0: floating-point min/max instructions, frank . chang, 2020/08/06
- [RFC v3 64/71] target/riscv: introduce floating-point rounding mode enum, frank . chang, 2020/08/06
- [RFC v3 65/71] target/riscv: rvv-1.0: floating-point/integer type-convert instructions, frank . chang, 2020/08/06
- [RFC v3 67/71] target/riscv: add "set round to odd" rounding mode helper function, frank . chang, 2020/08/06
- [RFC v3 66/71] target/riscv: rvv-1.0: widening floating-point/integer type-convert, frank . chang, 2020/08/06
- [RFC v3 68/71] target/riscv: rvv-1.0: narrowing floating-point/integer type-convert, frank . chang, 2020/08/06
- [RFC v3 69/71] target/riscv: gdb: modify gdb csr xml file to align with csr register map, frank . chang, 2020/08/06
- [RFC v3 70/71] target/riscv: gdb: support vector registers for rv64, frank . chang, 2020/08/06
- [RFC v3 71/71] target/riscv: gdb: support vector registers for rv32,
frank . chang <=