[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 16/21] target/ppc: Remove msr_ep macro
From: |
Víctor Colombo |
Subject: |
[PATCH v3 16/21] target/ppc: Remove msr_ep macro |
Date: |
Tue, 3 May 2022 17:24:36 -0300 |
msr_ep macro hides the usage of env->msr, which is a bad behavior
Substitute it with FIELD_EX64 calls that explicitly use env->msr
as a parameter.
Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Víctor Colombo <victor.colombo@eldorado.org.br>
---
v3: Fix the difference check to use a xor
fix incorrect "FIELD_EX64(env->msr, ..." -> "FIELD_EX64(value, ..."
Signed-off-by: Víctor Colombo <victor.colombo@eldorado.org.br>
---
target/ppc/cpu.h | 2 +-
target/ppc/helper_regs.c | 4 ++--
2 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
index ff52eef304..9683e6a359 100644
--- a/target/ppc/cpu.h
+++ b/target/ppc/cpu.h
@@ -363,6 +363,7 @@ FIELD(MSR, EE, MSR_EE, 1)
FIELD(MSR, PR, MSR_PR, 1)
FIELD(MSR, FP, MSR_FP, 1)
FIELD(MSR, ME, MSR_ME, 1)
+FIELD(MSR, EP, MSR_EP, 1)
FIELD(MSR, IR, MSR_IR, 1)
FIELD(MSR, DR, MSR_DR, 1)
FIELD(MSR, DS, MSR_DS, 1)
@@ -485,7 +486,6 @@ FIELD(MSR, LE, MSR_LE, 1)
#endif
#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
-#define msr_ep ((env->msr >> MSR_EP) & 1)
#define msr_ts ((env->msr >> MSR_TS1) & 3)
#define DBCR0_ICMP (1 << 27)
diff --git a/target/ppc/helper_regs.c b/target/ppc/helper_regs.c
index 555ea73dc1..27f0c0968c 100644
--- a/target/ppc/helper_regs.c
+++ b/target/ppc/helper_regs.c
@@ -240,8 +240,8 @@ int hreg_store_msr(CPUPPCState *env, target_ulong value,
int alter_hv)
/* Swap temporary saved registers with GPRs */
hreg_swap_gpr_tgpr(env);
}
- if (unlikely((value >> MSR_EP) & 1) != msr_ep) {
- env->excp_prefix = ((value >> MSR_EP) & 1) * 0xFFF00000;
+ if (unlikely((value ^ env->msr) & R_MSR_EP_MASK)) {
+ env->excp_prefix = FIELD_EX64(value, MSR, EP) * 0xFFF00000;
}
/*
* If PR=1 then EE, IR and DR must be 1
--
2.25.1
- [PATCH v3 09/21] target/ppc: Remove msr_pow macro, (continued)
- [PATCH v3 09/21] target/ppc: Remove msr_pow macro, Víctor Colombo, 2022/05/03
- [PATCH v3 10/21] target/ppc: Remove msr_me macro, Víctor Colombo, 2022/05/03
- [PATCH v3 13/21] target/ppc: Remove msr_cm macro, Víctor Colombo, 2022/05/03
- [PATCH v3 11/21] target/ppc: Remove msr_gs macro, Víctor Colombo, 2022/05/03
- [PATCH v3 12/21] target/ppc: Remove msr_fp macro, Víctor Colombo, 2022/05/03
- [PATCH v3 15/21] target/ppc: Remove msr_dr macro, Víctor Colombo, 2022/05/03
- [PATCH v3 14/21] target/ppc: Remove msr_ir macro, Víctor Colombo, 2022/05/03
- [PATCH v3 16/21] target/ppc: Remove msr_ep macro,
Víctor Colombo <=
- [PATCH v3 17/21] target/ppc: Remove msr_fe0 and msr_fe1 macros, Víctor Colombo, 2022/05/03
- [PATCH v3 18/21] target/ppc: Remove msr_ts macro, Víctor Colombo, 2022/05/03
- [PATCH v3 19/21] target/ppc: Remove msr_hv macro, Víctor Colombo, 2022/05/03
- [PATCH v3 20/21] target/ppc: Add unused msr bits FIELDs, Víctor Colombo, 2022/05/03
- [PATCH v3 21/21] target/ppc: Change MSR_* to follow POWER ISA numbering convention, Víctor Colombo, 2022/05/03
- Re: [PATCH v3 00/21] target/ppc: Remove hidden usages of *env, Daniel Henrique Barboza, 2022/05/04