[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 24/30] target/ppc: Remove msr_ep macro
From: |
Daniel Henrique Barboza |
Subject: |
[PULL 24/30] target/ppc: Remove msr_ep macro |
Date: |
Thu, 5 May 2022 15:49:32 -0300 |
From: Víctor Colombo <victor.colombo@eldorado.org.br>
msr_ep macro hides the usage of env->msr, which is a bad behavior
Substitute it with FIELD_EX64 calls that explicitly use env->msr
as a parameter.
Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Víctor Colombo <victor.colombo@eldorado.org.br>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20220504210541.115256-17-victor.colombo@eldorado.org.br>
Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
---
target/ppc/cpu.h | 2 +-
target/ppc/helper_regs.c | 4 ++--
2 files changed, 3 insertions(+), 3 deletions(-)
diff --git a/target/ppc/cpu.h b/target/ppc/cpu.h
index cd672dec93..5e804f0373 100644
--- a/target/ppc/cpu.h
+++ b/target/ppc/cpu.h
@@ -363,6 +363,7 @@ FIELD(MSR, EE, MSR_EE, 1)
FIELD(MSR, PR, MSR_PR, 1)
FIELD(MSR, FP, MSR_FP, 1)
FIELD(MSR, ME, MSR_ME, 1)
+FIELD(MSR, EP, MSR_EP, 1)
FIELD(MSR, IR, MSR_IR, 1)
FIELD(MSR, DR, MSR_DR, 1)
FIELD(MSR, DS, MSR_DS, 1)
@@ -486,7 +487,6 @@ FIELD(MSR, LE, MSR_LE, 1)
#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
#define msr_de ((env->msr >> MSR_DE) & 1)
#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
-#define msr_ep ((env->msr >> MSR_EP) & 1)
#define msr_ts ((env->msr >> MSR_TS1) & 3)
#define DBCR0_ICMP (1 << 27)
diff --git a/target/ppc/helper_regs.c b/target/ppc/helper_regs.c
index b150b78182..97cd263131 100644
--- a/target/ppc/helper_regs.c
+++ b/target/ppc/helper_regs.c
@@ -240,8 +240,8 @@ int hreg_store_msr(CPUPPCState *env, target_ulong value,
int alter_hv)
/* Swap temporary saved registers with GPRs */
hreg_swap_gpr_tgpr(env);
}
- if (unlikely((value >> MSR_EP) & 1) != msr_ep) {
- env->excp_prefix = ((value >> MSR_EP) & 1) * 0xFFF00000;
+ if (unlikely((value ^ env->msr) & R_MSR_EP_MASK)) {
+ env->excp_prefix = FIELD_EX64(value, MSR, EP) * 0xFFF00000;
}
/*
* If PR=1 then EE, IR and DR must be 1
--
2.32.0
- [PULL 18/30] target/ppc: Remove msr_me macro, (continued)
- [PULL 18/30] target/ppc: Remove msr_me macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 16/30] target/ppc: Remove msr_ce macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 20/30] target/ppc: Remove msr_fp macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 11/30] target/ppc: Remove msr_pr macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 12/30] target/ppc: Remove msr_le macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 13/30] target/ppc: Remove msr_ds macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 17/30] target/ppc: Remove msr_pow macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 19/30] target/ppc: Remove msr_gs macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 21/30] target/ppc: Remove msr_cm macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 22/30] target/ppc: Remove msr_ir macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 24/30] target/ppc: Remove msr_ep macro,
Daniel Henrique Barboza <=
- [PULL 25/30] target/ppc: Remove msr_fe0 and msr_fe1 macros, Daniel Henrique Barboza, 2022/05/05
- [PULL 28/30] target/ppc: Remove msr_de macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 29/30] target/ppc: Add unused msr bits FIELDs, Daniel Henrique Barboza, 2022/05/05
- [PULL 30/30] target/ppc: Change MSR_* to follow POWER ISA numbering convention, Daniel Henrique Barboza, 2022/05/05
- [PULL 23/30] target/ppc: Remove msr_dr macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 26/30] target/ppc: Remove msr_ts macro, Daniel Henrique Barboza, 2022/05/05
- [PULL 27/30] target/ppc: Remove msr_hv macro, Daniel Henrique Barboza, 2022/05/05
- Re: [PULL 00/30] ppc queue, Richard Henderson, 2022/05/06