[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 5/9] target/sparc: Use tcg_gen_extract_tl
From: |
Philippe Mathieu-Daudé |
Subject: |
[PATCH 5/9] target/sparc: Use tcg_gen_extract_tl |
Date: |
Mon, 23 Oct 2023 18:09:40 +0200 |
Inspired-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
---
target/sparc/translate.c | 6 ++----
1 file changed, 2 insertions(+), 4 deletions(-)
diff --git a/target/sparc/translate.c b/target/sparc/translate.c
index f92ff80ac8..16d9151b90 100644
--- a/target/sparc/translate.c
+++ b/target/sparc/translate.c
@@ -740,14 +740,12 @@ static void gen_op_eval_bvc(TCGv dst, TCGv_i32 src)
static void gen_mov_reg_FCC0(TCGv reg, TCGv src,
unsigned int fcc_offset)
{
- tcg_gen_shri_tl(reg, src, FSR_FCC0_SHIFT + fcc_offset);
- tcg_gen_andi_tl(reg, reg, 0x1);
+ tcg_gen_extract_tl(reg, src, FSR_FCC0_SHIFT + fcc_offset, 1);
}
static void gen_mov_reg_FCC1(TCGv reg, TCGv src, unsigned int fcc_offset)
{
- tcg_gen_shri_tl(reg, src, FSR_FCC1_SHIFT + fcc_offset);
- tcg_gen_andi_tl(reg, reg, 0x1);
+ tcg_gen_extract_tl(reg, src, FSR_FCC1_SHIFT + fcc_offset, 1);
}
// !0: FCC0 | FCC1
--
2.41.0
- [PATCH 1/9] target/avr: Use tcg_gen_extract_tl, (continued)
- [PATCH 1/9] target/avr: Use tcg_gen_extract_tl, Philippe Mathieu-Daudé, 2023/10/23
- [PATCH 2/9] target/cris: Use tcg_gen_extract_tl, Philippe Mathieu-Daudé, 2023/10/23
- [PATCH 3/9] target/mips: Use tcg_gen_extract_i32, Philippe Mathieu-Daudé, 2023/10/23
- [PATCH 4/9] target/ppc: Use tcg_gen_extract_i32, Philippe Mathieu-Daudé, 2023/10/23
- [PATCH 5/9] target/sparc: Use tcg_gen_extract_tl,
Philippe Mathieu-Daudé <=
- [PATCH 6/9] target/xtensa: Use tcg_gen_extract_i32, Philippe Mathieu-Daudé, 2023/10/23
- [PATCH 7/9] target/mips: Use tcg_gen_sextract_tl, Philippe Mathieu-Daudé, 2023/10/23
- [RFC PATCH 8/9] target/cris: Use tcg_gen_sextract_tl, Philippe Mathieu-Daudé, 2023/10/23