[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-riscv] [RFC v3 02/24] linux-user: Add host dependency for RISC-V 3
|
From: |
Alistair Francis |
|
Subject: |
[Qemu-riscv] [RFC v3 02/24] linux-user: Add host dependency for RISC-V 32-bit |
|
Date: |
Sat, 8 Dec 2018 00:46:29 +0000 |
Signed-off-by: Alistair Francis <address@hidden>
Signed-off-by: Michael Clark <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
---
MAINTAINERS | 1 +
linux-user/host/riscv32/hostdep.h | 11 +++++++++++
2 files changed, 12 insertions(+)
create mode 100644 linux-user/host/riscv32/hostdep.h
diff --git a/MAINTAINERS b/MAINTAINERS
index 63effdc473..97071bcdf4 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -262,6 +262,7 @@ S: Maintained
F: target/riscv/
F: hw/riscv/
F: include/hw/riscv/
+F: linux-user/host/riscv32/
F: disas/riscv.c
S390
diff --git a/linux-user/host/riscv32/hostdep.h
b/linux-user/host/riscv32/hostdep.h
new file mode 100644
index 0000000000..adf9edbf2d
--- /dev/null
+++ b/linux-user/host/riscv32/hostdep.h
@@ -0,0 +1,11 @@
+/*
+ * hostdep.h : things which are dependent on the host architecture
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2 or later.
+ * See the COPYING file in the top-level directory.
+ */
+
+#ifndef RISCV32_HOSTDEP_H
+#define RISCV32_HOSTDEP_H
+
+#endif
--
2.19.1
- [Qemu-riscv] [RFC v3 00/24] Add RISC-V TCG backend support, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 01/24] elf.h: Add the RISCV ELF magic numbers, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 02/24] linux-user: Add host dependency for RISC-V 32-bit,
Alistair Francis <=
- [Qemu-riscv] [RFC v3 03/24] linux-user: Add host dependency for RISC-V 64-bit, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 04/24] linux-user: riscv: Fix compile failure on riscv32 hosts, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 05/24] exec: Add RISC-V GCC poison macro, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 06/24] riscv: Add the tcg-target header file, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 07/24] riscv: Add the tcg target registers, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 08/24] riscv: tcg-target: Add support for the constraints, Alistair Francis, 2018/12/07
- [Qemu-riscv] [RFC v3 09/24] riscv: tcg-target: Add the immediate encoders, Alistair Francis, 2018/12/07