qemu-riscv
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 1/5] target/riscv: Add `ext_smrnmi` in the RISCVCPUConfig.


From: Alistair Francis
Subject: Re: [PATCH v5 1/5] target/riscv: Add `ext_smrnmi` in the RISCVCPUConfig.
Date: Mon, 19 Aug 2024 13:40:12 +1000

On Fri, Aug 9, 2024 at 6:12 PM Tommy Wu <tommy.wu@sifive.com> wrote:
>
> The boolean variable `ext_smrnmi` is used to determine whether the
> Smrnmi extension exists.
>
> Signed-off-by: Frank Chang <frank.chang@sifive.com>
> Signed-off-by: Tommy Wu <tommy.wu@sifive.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/cpu_cfg.h | 1 +
>  1 file changed, 1 insertion(+)
>
> diff --git a/target/riscv/cpu_cfg.h b/target/riscv/cpu_cfg.h
> index 8b272fb826..ae2a945b5f 100644
> --- a/target/riscv/cpu_cfg.h
> +++ b/target/riscv/cpu_cfg.h
> @@ -125,6 +125,7 @@ struct RISCVCPUConfig {
>      bool ext_ssaia;
>      bool ext_sscofpmf;
>      bool ext_smepmp;
> +    bool ext_smrnmi;
>      bool rvv_ta_all_1s;
>      bool rvv_ma_all_1s;
>
> --
> 2.39.3
>



reply via email to

[Prev in Thread] Current Thread [Next in Thread]