qemu-riscv (date)

Archives are refreshed every 15 minutes - for details, please visit the main index.
You can also download the archives in mbox format.

qemu-riscv (date)

[Thread Index][Top][All Lists][qemu-riscv info page]

[Prev Period]

Last Modified: Thu Dec 31 2020 06:31:56 -0500
Messages in reverse chronological order

[Next Period]

December 31, 2020
- [PATCH 21/22] docs/system: Add RISC-V documentation, Bin Meng, 06:31
- [PATCH 22/22] docs/system: riscv: Add documentation for sifive_u machine, Bin Meng, 06:31
- [PATCH 20/22] docs/system: Sort targets in alphabetical order, Bin Meng, 06:31
- [PATCH 17/22] hw/riscv: sifive_u: Add QSPI0 controller and connect a flash, Bin Meng, 06:31
- [PATCH 19/22] hw/riscv: sifive_u: Change SIFIVE_U_GEM_IRQ to decimal value, Bin Meng, 06:31
- [PATCH 18/22] hw/riscv: sifive_u: Add QSPI2 controller and connect an SD card, Bin Meng, 06:31
- [PATCH 16/22] hw/ssi: Add SiFive SPI controller support, Bin Meng, 06:31
- [PATCH 15/22] hw/sd: ssi-sd: Support multiple block write, Bin Meng, 06:31
- [PATCH 12/22] hw/sd: sd.h: Cosmetic change of using spaces, Bin Meng, 06:31
- [PATCH 09/22] hw/sd: ssi-sd: Use macros for the dummy value and tokens in the transfer, Bin Meng, 06:31
- [PATCH 13/22] hw/sd: Introduce receive_ready() callback, Bin Meng, 06:31
- [PATCH 10/22] hw/sd: sd: Remove duplicated codes in single/multiple block read/write, Bin Meng, 06:31
- [PATCH 14/22] hw/sd: ssi-sd: Support single block write, Bin Meng, 06:31
- [PATCH 11/22] hw/sd: sd: Allow single/multiple block write for SPI mode, Bin Meng, 06:31
- [PATCH 08/22] hw/sd: ssi-sd: Support multiple block read (CMD18), Bin Meng, 06:31
- [PATCH 07/22] hw/sd: ssi-sd: Suffix a data block with CRC16, Bin Meng, 06:31
- [PATCH 06/22] util: Add CRC16 (CCITT) calculation routines, Bin Meng, 06:31
- [PATCH 05/22] hw/sd: sd: Drop sd_crc16(), Bin Meng, 06:30
- [PATCH 04/22] hw/sd: sd: Support CMD59 for SPI mode, Bin Meng, 06:30
- [PATCH 03/22] hw/sd: ssi-sd: Fix incorrect card response sequence, Bin Meng, 06:30
- [PATCH 02/22] hw/block: m25p80: Add various ISSI flash information, Bin Meng, 06:30
- [PATCH 01/22] hw/block: m25p80: Add ISSI SPI flash support, Bin Meng, 06:30
- [PATCH 00/22] hw/riscv: sifive_u: Add missing SPI support, Bin Meng, 06:30
December 30, 2020
- Re: [PATCH v2] gdb: riscv: Add target description, Bin Meng, 03:33
- [PATCH v2] gdb: riscv: Add target description, Sylvain Pelissier, 03:25
- Re: [PATCH] gdb: riscv: Add target description, Bin Meng, 02:58
- Re: [PATCH] gdb: riscv: Add target description, Sylvain Pelissier, 02:43
December 29, 2020
- Re: [PATCH] gdb: riscv: Add target description, Bin Meng, 19:27
- Re: [PATCH] gdb: riscv: Add target description, Sylvain Pelissier, 11:37
December 28, 2020
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 23:49
- Re: [PATCH] gdb: riscv: Add target description, Bin Meng, 23:11
December 23, 2020
- Re: [PATCH] target/riscv/pmp: Raise exception if no PMP entry is configured, Atish Patra, 14:26
- [PATCH v2] target/riscv/pmp: Raise exception if no PMP entry is configured, Atish Patra, 14:26
- [PATCH] gdb: riscv: Add target description, Sylvain Pelissier, 12:07
December 22, 2020
- Re: [PATCH] target/riscv/pmp: Raise exception if no PMP entry is configured, Richard Henderson, 21:50
- [PATCH] target/riscv/pmp: Raise exception if no PMP entry is configured, Atish Patra, 20:22
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 20:20
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 14:59
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 00:35
December 21, 2020
- Guaranteed way to identify whether an application is running under qemu-linux-user + nspawn (JeOS), Ivan Serdyuk, 07:36
December 19, 2020
- [PATCH v1 1/1] linux-user/signal: Decode waitid si_code, Alistair Francis, 13:11
December 18, 2020
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 14:46
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 03:43
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 03:00
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 02:33
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 02:28
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Bin Meng, 02:21
December 17, 2020
- [PATCH v2 1/1] target-riscv: support QMP dump-guest-memory, Yifei Jiang, 21:27
- [PATCH v2 0/1] target-riscv: support QMP dump-guest-memory, Yifei Jiang, 21:27
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Palmer Dabbelt, 17:39
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 17:36
- Re: [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Palmer Dabbelt, 17:31
- [PATCH] RISC-V: Place DTB at 3GB boundary instead of 4GB, Atish Patra, 16:48
- Re: [PATCH 1/1] target-riscv: support QMP dump-guest-memory, Alistair Francis, 15:23
- Re: [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Alistair Francis, 12:42
- Re: [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Palmer Dabbelt, 12:25
- Re: [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Richard Henderson, 08:58
- Re: [PATCH v4 12/16] target/riscv: cpu: Remove compile time XLEN checks, Bin Meng, 01:45
- Re: [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Bin Meng, 01:44
- Re: [PATCH v4 14/16] target/riscv: csr: Remove compile time XLEN checks, Bin Meng, 01:37
- Re: [PATCH v4 13/16] target/riscv: cpu_helper: Remove compile time XLEN checks, Bin Meng, 01:37
- Re: [PATCH v4 08/16] hw/riscv: sifive_u: Remove compile time XLEN checks, Bin Meng, 01:33
December 16, 2020
- Re: [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Richard Henderson, 13:51
- Re: [RFC v2 15/15] target/riscv: rvb: support and turn on B-extension from command line, Richard Henderson, 13:32
- Re: [RFC v2 14/15] target/riscv: rvb: add/sub with postfix zero-extend, Richard Henderson, 13:30
- [PATCH v4 16/16] hw/riscv: Use the CPU to determine if 32-bit, Alistair Francis, 13:23
- [PATCH v4 15/16] target/riscv: cpu: Set XLEN independently from target, Alistair Francis, 13:23
- [PATCH v4 14/16] target/riscv: csr: Remove compile time XLEN checks, Alistair Francis, 13:23
- [PATCH v4 13/16] target/riscv: cpu_helper: Remove compile time XLEN checks, Alistair Francis, 13:23
- [PATCH v4 12/16] target/riscv: cpu: Remove compile time XLEN checks, Alistair Francis, 13:23
- [PATCH v4 11/16] target/riscv: Specify the XLEN for CPUs, Alistair Francis, 13:23
- [PATCH v4 10/16] target/riscv: Add a riscv_cpu_is_32bit() helper function, Alistair Francis, 13:23
- [PATCH v4 09/16] target/riscv: fpu_helper: Match function defs in HELPER macros, Alistair Francis, 13:22
- [PATCH v4 08/16] hw/riscv: sifive_u: Remove compile time XLEN checks, Alistair Francis, 13:22
- [PATCH v4 07/16] hw/riscv: spike: Remove compile time XLEN checks, Alistair Francis, 13:22
- [PATCH v4 06/16] hw/riscv: virt: Remove compile time XLEN checks, Alistair Francis, 13:22
- [PATCH v4 05/16] hw/riscv: boot: Remove compile time XLEN checks, Alistair Francis, 13:22
- [PATCH v4 04/16] riscv: virt: Remove target macro conditionals, Alistair Francis, 13:22
- [PATCH v4 01/16] hw/riscv: Expand the is 32-bit check to support more CPUs, Alistair Francis, 13:22
- [PATCH v4 03/16] riscv: spike: Remove target macro conditionals, Alistair Francis, 13:22
- [PATCH v4 02/16] target/riscv: Add a TYPE_RISCV_CPU_BASE CPU, Alistair Francis, 13:22
- [PATCH v4 00/16] RISC-V: Start to remove xlen preprocess, Alistair Francis, 13:22
- Re: [RFC v2 13/15] target/riscv: rvb: address calculation, Richard Henderson, 13:17
- Re: [PATCH v3 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Alistair Francis, 13:16
- Re: [RFC v2 12/15] target/riscv: rvb: generalized or-combine, Richard Henderson, 13:15
- Re: OpenSBI fw_dynamic firmware does not boot 32-bit kernel on QEMU 'virt', Atish Patra, 12:57
- Re: [RFC v2 11/15] target/riscv: rvb: generalized reverse, Richard Henderson, 11:52
- Re: [RFC v2 10/15] target/riscv: rvb: rotate (left/right), Richard Henderson, 11:39
- Re: [RFC v2 09/15] target/riscv: rvb: shift ones, Richard Henderson, 11:35
- Re: [RFC v2 08/15] target/riscv: rvb: single-bit instructions, Richard Henderson, 11:34
- Re: [RFC v2 07/15] target/riscv: rvb: sign-extend instructions, Richard Henderson, 11:25
- Re: [RFC v2 06/15] target/riscv: rvb: min/max instructions, Richard Henderson, 11:23
- Re: [RFC v2 05/15] target/riscv: rvb: pack two words into one register, Richard Henderson, 11:23
- Re: [PATCH] tcg,riscv: Fix illegal shift instructions, Richard Henderson, 11:10
- Re: [RFC v2 04/15] target/riscv: rvb: logic-with-negate, Richard Henderson, 10:25
- Re: [RFC v2 03/15] target/riscv: rvb: count bits set, Richard Henderson, 10:24
- Re: [RFC v2 02/15] target/riscv: rvb: count leading/trailing zeros, Richard Henderson, 10:22
- Re: [RFC v2 01/15] target/riscv: reformat @sh format encoding for B-extension, Richard Henderson, 10:15
- [PATCH] tcg,riscv: Fix illegal shift instructions, Zihao Yu, 08:20
- OpenSBI fw_dynamic firmware does not boot 32-bit kernel on QEMU 'virt', Bin Meng, 04:15
- Re: [RFC v2 15/15] target/riscv: rvb: support and turn on B-extension from command line, Kito Cheng, 04:14
December 15, 2020
- [RFC v2 15/15] target/riscv: rvb: support and turn on B-extension from command line, frank . chang, 21:04
- [RFC v2 14/15] target/riscv: rvb: add/sub with postfix zero-extend, frank . chang, 21:04
- [RFC v2 13/15] target/riscv: rvb: address calculation, frank . chang, 21:04
- [RFC v2 12/15] target/riscv: rvb: generalized or-combine, frank . chang, 21:04
- [RFC v2 11/15] target/riscv: rvb: generalized reverse, frank . chang, 21:04
- [RFC v2 10/15] target/riscv: rvb: rotate (left/right), frank . chang, 21:04
- [RFC v2 09/15] target/riscv: rvb: shift ones, frank . chang, 21:03
- [RFC v2 08/15] target/riscv: rvb: single-bit instructions, frank . chang, 21:02
- [RFC v2 07/15] target/riscv: rvb: sign-extend instructions, frank . chang, 21:02
- [RFC v2 06/15] target/riscv: rvb: min/max instructions, frank . chang, 21:02
- [RFC v2 05/15] target/riscv: rvb: pack two words into one register, frank . chang, 21:02
- [RFC v2 04/15] target/riscv: rvb: logic-with-negate, frank . chang, 21:02
- [RFC v2 03/15] target/riscv: rvb: count bits set, frank . chang, 21:02
- [RFC v2 02/15] target/riscv: rvb: count leading/trailing zeros, frank . chang, 21:02
- [RFC v2 01/15] target/riscv: reformat @sh format encoding for B-extension, frank . chang, 21:02
- [RFC v2 00/15] support subsets of bitmanip extension, frank . chang, 21:02
- Re: [PATCH v3 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Richard Henderson, 16:25
- Re: [PATCH v3 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Alistair Francis, 12:15
- Re: [PATCH v3 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Alistair Francis, 11:44
- Re: [PATCH v3 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Richard Henderson, 10:13
- Re: [PATCH v3 14/15] target/riscv: csr: Remove compile time XLEN checks, Bin Meng, 08:28
- Re: [PATCH v3 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Bin Meng, 04:38
- Re: [PATCH v3 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Bin Meng, 04:26
- RE: [PATCH RFC v4 07/15] hw/riscv: PLIC update external interrupt by KVM when kvm enabled, Jiangyifei, 02:33
- RE: [PATCH RFC v4 13/15] target/riscv: Introduce dynamic time frequency for virt machine, Jiangyifei, 02:31
- RE: [PATCH RFC v4 09/15] target/riscv: Add host cpu type, Jiangyifei, 02:21
- RE: [PATCH RFC v4 06/15] target/riscv: Support start kernel directly by KVM, Jiangyifei, 02:20
December 14, 2020
- [PATCH v1 1/1] riscv/opentitan: Update the OpenTitan memory layout, Alistair Francis, 20:57
- Re: [PATCH v2 00/15] RISC-V: Start to remove xlen preprocess, Palmer Dabbelt, 19:26
- [PATCH v3 15/15] target/riscv: cpu: Set XLEN independently from target, Alistair Francis, 15:34
- [PATCH v3 14/15] target/riscv: csr: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 13/15] target/riscv: cpu_helper: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 12/15] target/riscv: cpu: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 11/15] target/riscv: Specify the XLEN for CPUs, Alistair Francis, 15:34
- [PATCH v3 10/15] target/riscv: Add a riscv_cpu_is_32bit() helper function, Alistair Francis, 15:34
- [PATCH v3 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Alistair Francis, 15:34
- [PATCH v3 08/15] hw/riscv: sifive_u: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 07/15] hw/riscv: spike: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 06/15] hw/riscv: virt: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 05/15] hw/riscv: boot: Remove compile time XLEN checks, Alistair Francis, 15:34
- [PATCH v3 04/15] riscv: virt: Remove target macro conditionals, Alistair Francis, 15:34
- [PATCH v3 00/15] RISC-V: Start to remove xlen preprocess, Alistair Francis, 15:34
- [PATCH v3 03/15] riscv: spike: Remove target macro conditionals, Alistair Francis, 15:34
- [PATCH v3 02/15] target/riscv: Add a TYPE_RISCV_CPU_BASE CPU, Alistair Francis, 15:34
- [PATCH v3 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Alistair Francis, 15:34
- [PATCH 5/9] riscv: Add semihosting support, Keith Packard, 15:07
- [PATCH 9/9] semihosting: Implement SYS_ISERROR, Keith Packard, 15:07
- [PATCH 8/9] semihosting: Implement SYS_TMPNAM, Keith Packard, 15:07
- [PATCH 3/9] semihosting: Change internal common-semi interfaces to use CPUState *, Keith Packard, 15:07
- [PATCH 6/9] riscv: Add semihosting support for user mode, Keith Packard, 15:07
- [PATCH 1/9] semihosting: Move ARM semihosting code to shared directories, Keith Packard, 15:07
- [PATCH 7/9] semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ, Keith Packard, 15:07
- [PATCH 4/9] semihosting: Support SYS_HEAPINFO when env->boot_info is not set, Keith Packard, 15:07
- [PATCH 2/9] semihosting: Change common-semi API to be architecture-independent, Keith Packard, 15:07
- [PATCH 0/9] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0, Keith Packard, 15:07
- Re: [PATCH 0/8] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0, Keith Packard, 15:07
- Re: [PATCH 0/8] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0, Alex Bennée, 10:01
- Re: [PATCH 5/8] riscv: Add semihosting support [v13], Alex Bennée, 06:31
- Re: [PATCH 0/8] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0, Alex Bennée, 06:24
December 10, 2020
- Re: [PATCH 5/8] riscv: Add semihosting support [v13], Keith Packard, 01:22
December 09, 2020
- Re: [PATCH 5/8] riscv: Add semihosting support [v13], Kito Cheng, 22:39
- Re: [PATCH 1/1] target-riscv: support QMP dump-guest-memory, Alistair Francis, 19:40
- Re: [PATCH v2 14/15] target/riscv: csr: Remove compile time XLEN checks, Alistair Francis, 17:35
- Re: [PATCH v2 11/15] target/riscv: Specify the XLEN for CPUs, Alistair Francis, 17:30
- Re: [PATCH v2 10/15] target/riscv: Add a riscv_cpu_is_32bit() helper function, Alistair Francis, 17:26
- Re: [PATCH v2 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Alistair Francis, 17:23
- Re: [PATCH v2 05/15] hw/riscv: boot: Remove compile time XLEN checks, Alistair Francis, 17:19
- Re: [PATCH v2 14/15] target/riscv: csr: Remove compile time XLEN checks, Richard Henderson, 12:34
- Re: [PATCH 5/8] riscv: Add semihosting support [v13], Keith Packard, 11:29
- Re: [PATCH v2 13/15] target/riscv: cpu_helper: Remove compile time XLEN checks, Richard Henderson, 11:07
- Re: [PATCH v2 12/15] target/riscv: cpu: Remove compile time XLEN checks, Richard Henderson, 11:03
- Re: [PATCH v2 11/15] target/riscv: Specify the XLEN for CPUs, Richard Henderson, 11:03
- Re: [PATCH v2 10/15] target/riscv: Add a riscv_cpu_is_32bit() helper function, Richard Henderson, 10:59
- Re: [PATCH v2 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Richard Henderson, 10:57
- Re: [PATCH v2 05/15] hw/riscv: boot: Remove compile time XLEN checks, Richard Henderson, 10:51
- Re: [PATCH 5/8] riscv: Add semihosting support [v13], Kito Cheng, 02:59
December 08, 2020
- Re: Re: [PATCH] drivers: rtc: retire RTC_DRV_GOLDFISH, Jiaxun Yang, 23:04
- [PATCH v2 15/15] target/riscv: cpu: Set XLEN independently from target, Alistair Francis, 17:57
- [PATCH v2 14/15] target/riscv: csr: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 13/15] target/riscv: cpu_helper: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 12/15] target/riscv: cpu: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 10/15] target/riscv: Add a riscv_cpu_is_32bit() helper function, Alistair Francis, 17:56
- [PATCH v2 11/15] target/riscv: Specify the XLEN for CPUs, Alistair Francis, 17:56
- [PATCH v2 09/15] target/riscv: fpu_helper: Match function defs in HELPER macros, Alistair Francis, 17:56
- [PATCH v2 07/15] hw/riscv: spike: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 08/15] hw/riscv: sifive_u: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 05/15] hw/riscv: boot: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 06/15] hw/riscv: virt: Remove compile time XLEN checks, Alistair Francis, 17:56
- [PATCH v2 04/15] riscv: virt: Remove target macro conditionals, Alistair Francis, 17:56
- [PATCH v2 03/15] riscv: spike: Remove target macro conditionals, Alistair Francis, 17:56
- [PATCH v2 02/15] target/riscv: Add a TYPE_RISCV_CPU_BASE CPU, Alistair Francis, 17:56
- [PATCH v2 01/15] hw/riscv: Expand the is 32-bit check to support more CPUs, Alistair Francis, 17:56
- [PATCH v2 00/15] RISC-V: Start to remove xlen preprocess, Alistair Francis, 17:56
- Re: [PATCH RFC v4 07/15] hw/riscv: PLIC update external interrupt by KVM when kvm enabled, Alistair Francis, 17:30
- Re: Re: [PATCH] drivers: rtc: retire RTC_DRV_GOLDFISH, Roman Kiryanov, 17:28
- Re: [PATCH RFC v4 13/15] target/riscv: Introduce dynamic time frequency for virt machine, Alistair Francis, 17:26
- Re: [PATCH RFC v4 09/15] target/riscv: Add host cpu type, Alistair Francis, 17:22
- Re: [PATCH RFC v4 06/15] target/riscv: Support start kernel directly by KVM, Alistair Francis, 17:20
- Re: [PATCH RFC v4 03/15] target/riscv: Implement function kvm_arch_init_vcpu, Alistair Francis, 17:14
- Policy on adding custom instructions/extensions and upcoming Andes RV variants, Ruinland ChuanTzu Tsai, 04:14
December 05, 2020
- Re: [PATCH v1 1/1] intc/ibex_plic: Clear interrupts that occur during claim process, Jackie Ke, 09:12
December 04, 2020
- Re: [RFC 08/15] target/riscv: rvb: single-bit instructions, Frank Chang, 12:14
- [PATCH v1 1/1] intc/ibex_plic: Clear interrupts that occur during claim process, Alistair Francis, 11:58
December 03, 2020
- [PATCH RFC v4 15/15] target/riscv: Add time frequency migration support, Yifei Jiang, 07:48
- [PATCH RFC v4 13/15] target/riscv: Introduce dynamic time frequency for virt machine, Yifei Jiang, 07:47
- [PATCH RFC v4 12/15] target/riscv: Support virtual time context synchronization, Yifei Jiang, 07:47
- [PATCH RFC v4 14/15] target/riscv: Synchronize vcpu's frequency with KVM, Yifei Jiang, 07:47
- [PATCH RFC v4 09/15] target/riscv: Add host cpu type, Yifei Jiang, 07:47
- [PATCH RFC v4 10/15] target/riscv: Add kvm_riscv_get/put_regs_timer, Yifei Jiang, 07:47
- [PATCH RFC v4 11/15] target/riscv: Implement virtual time adjusting with vm state changing, Yifei Jiang, 07:47
- [PATCH RFC v4 08/15] target/riscv: Handle KVM_EXIT_RISCV_SBI exit, Yifei Jiang, 07:47
- [PATCH RFC v4 06/15] target/riscv: Support start kernel directly by KVM, Yifei Jiang, 07:47
- [PATCH RFC v4 05/15] target/riscv: Implement kvm_arch_put_registers, Yifei Jiang, 07:47
- [PATCH RFC v4 03/15] target/riscv: Implement function kvm_arch_init_vcpu, Yifei Jiang, 07:47
- [PATCH RFC v4 04/15] target/riscv: Implement kvm_arch_get_registers, Yifei Jiang, 07:47
- [PATCH RFC v4 07/15] hw/riscv: PLIC update external interrupt by KVM when kvm enabled, Yifei Jiang, 07:47
- [PATCH RFC v4 02/15] target/riscv: Add target/riscv/kvm.c to place the public kvm interface, Yifei Jiang, 07:47
- [PATCH RFC v4 00/15] Add riscv kvm accel support, Yifei Jiang, 07:47
- [PATCH RFC v4 01/15] linux-header: Update linux/kvm.h, Yifei Jiang, 07:47
December 01, 2020
- Re: [PATCH] target/riscv: Fix the bug of HLVX/HLV/HSV, Alistair Francis, 13:59
- Fwd: [PATCH 0/2] Fix PLIC issues, Emmanuel Blot, 03:29

[Prev Period]

[Next Period]

Mail converted by MHonArc