[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 13/17] target-openrisc: Enable trap, csync, msync, p
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PATCH 13/17] target-openrisc: Enable trap, csync, msync, psync for user mode |
Date: |
Wed, 2 Sep 2015 17:17:39 -0700 |
Not documented as disabled for user mode.
Signed-off-by: Richard Henderson <address@hidden>
---
target-openrisc/translate.c | 32 --------------------------------
1 file changed, 32 deletions(-)
diff --git a/target-openrisc/translate.c b/target-openrisc/translate.c
index 09c7af6..6b96c53 100644
--- a/target-openrisc/translate.c
+++ b/target-openrisc/translate.c
@@ -1032,52 +1032,20 @@ static void dec_sys(DisasContext *dc, uint32_t insn)
case 0x100: /* l.trap */
LOG_DIS("l.trap %d\n", K16);
-#if defined(CONFIG_USER_ONLY)
- return;
-#else
- if (dc->mem_idx == MMU_USER_IDX) {
- gen_illegal_exception(dc);
- return;
- }
tcg_gen_movi_tl(cpu_pc, dc->pc);
gen_exception(dc, EXCP_TRAP);
-#endif
break;
case 0x300: /* l.csync */
LOG_DIS("l.csync\n");
-#if defined(CONFIG_USER_ONLY)
- return;
-#else
- if (dc->mem_idx == MMU_USER_IDX) {
- gen_illegal_exception(dc);
- return;
- }
-#endif
break;
case 0x200: /* l.msync */
LOG_DIS("l.msync\n");
-#if defined(CONFIG_USER_ONLY)
- return;
-#else
- if (dc->mem_idx == MMU_USER_IDX) {
- gen_illegal_exception(dc);
- return;
- }
-#endif
break;
case 0x270: /* l.psync */
LOG_DIS("l.psync\n");
-#if defined(CONFIG_USER_ONLY)
- return;
-#else
- if (dc->mem_idx == MMU_USER_IDX) {
- gen_illegal_exception(dc);
- return;
- }
-#endif
break;
default:
--
2.4.3
- Re: [Qemu-devel] [PATCH 06/17] target-openrisc: Put SR[OVE] in TB flags, (continued)
- [Qemu-devel] [PATCH 04/17] target-openrisc: Keep SR_F in a separate variable, Richard Henderson, 2015/09/02
- [Qemu-devel] [PATCH 08/17] target-openrisc: Set flags on helpers, Richard Henderson, 2015/09/02
- [Qemu-devel] [PATCH 09/17] target-openrisc: Implement ff1 and fl1 for 64-bit, Richard Henderson, 2015/09/02
- [Qemu-devel] [PATCH 07/17] target-openrisc: Keep SR_CY and SR_OV in a separate variables, Richard Henderson, 2015/09/02
- [Qemu-devel] [PATCH 13/17] target-openrisc: Enable trap, csync, msync, psync for user mode,
Richard Henderson <=
- [Qemu-devel] [PATCH 10/17] target-openrisc: Represent MACHI:MACLO as a single unit, Richard Henderson, 2015/09/02
- [Qemu-devel] [PATCH 12/17] target-openrisc: Enable m[tf]spr from user mode, Richard Henderson, 2015/09/02
[Qemu-devel] [PATCH 11/17] target-openrisc: Rationalize immediate extraction, Richard Henderson, 2015/09/02