qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 5/7] target/riscv: Correct mcause/scause bit width for RV3


From: Richard Henderson
Subject: Re: [PATCH v3 5/7] target/riscv: Correct mcause/scause bit width for RV32 in RV64 QEMU
Date: Wed, 3 Jul 2024 09:49:19 -0700
User-agent: Mozilla Thunderbird

On 7/3/24 07:49, LIU Zhiwei wrote:
+        sxlen = 16UL << riscv_cpu_sxl(env);

As before, drop UL.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]