Archives are refreshed every 15 minutes - for details, please visit
the main index
.
You can also
download the archives in mbox format
.
qemu-riscv (date)
[
Thread Index
][
Top
][
All Lists
][
qemu-riscv info page
]
Advanced
[
Prev Period
]
Last Modified: Fri Dec 20 2024 12:22:58 -0500
Messages in reverse chronological order
[
Next Period
]
December 20, 2024
Re: [RFC 1/1 v2] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Max Chou
,
12:22
Re: [PATCH v2 15/27] tests/functional/aarch64: add tests for FEAT_RME
,
Pierrick Bouvier
,
11:54
[RFC PATCH 0/7] Add RISCV big endian support
,
Roan Richmond
,
11:48
[RFC PATCH 4/7] target/riscv: Add sfence.vma for endian change
,
Roan Richmond
,
11:48
[RFC PATCH 6/7] taregt/riscv: Add big endian checks for pagetable
,
Roan Richmond
,
11:48
[RFC PATCH 3/7] target/riscv: Add riscv big endian data flag into DisasContext
,
Roan Richmond
,
11:48
[RFC PATCH 5/7] target/riscv: Add big endian check for atomic ops
,
Roan Richmond
,
11:48
[RFC PATCH 7/7] target/riscv: Add big endian CPU target
,
Roan Richmond
,
11:48
[RFC PATCH 2/7] target/riscv: Add SSTATUS_UBE
,
Roan Richmond
,
11:48
[RFC PATCH 1/7] target/riscv: Add riscv MSTATUS_xBE CSR support
,
Roan Richmond
,
11:48
Re: [PATCH v7 1/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Richard Henderson
,
11:28
[RFC 1/1 v2] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
10:38
[RFC 0/1 v2] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
10:38
[PATCH 1/1] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
10:34
[RFC 0/1] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
10:34
[PATCH v7 1/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
07:21
[PATCH v7 0/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
07:21
December 19, 2024
Re: [PATCH v2 15/27] tests/functional/aarch64: add tests for FEAT_RME
,
Pierrick Bouvier
,
14:57
[PATCH 2/2] target/riscv: add trace in riscv_raise_exception()
,
Daniel Henrique Barboza
,
12:47
[PATCH 1/2] target/riscv: use RISCVException enum in exception helpers
,
Daniel Henrique Barboza
,
12:47
[PATCH 0/2] target/riscv: add traces for exceptions
,
Daniel Henrique Barboza
,
12:47
Re: [PATCH v2 16/27] util/qemu-timer: fix indentation
,
Philippe Mathieu-Daudé
,
12:30
Re: [PATCH] accel/tcg: Un-inline translator_is_same_page()
,
Philippe Mathieu-Daudé
,
12:11
Re: [PATCH v15 15/15] hw/vmapple/vmapple: Add vmapple machine type
,
Akihiko Odaki
,
05:51
December 18, 2024
[PATCH v15 15/15] hw/vmapple/vmapple: Add vmapple machine type
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 13/15] hw/vmapple/virtio-blk: Add support for apple virtio-blk
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 12/15] hw/vmapple/cfg: Introduce vmapple cfg region
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 14/15] hw/block/virtio-blk: Replaces request free function with g_free
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 11/15] hw/vmapple/bdif: Introduce vmapple backdoor interface
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 10/15] hw/vmapple/aes: Introduce aes engine
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 09/15] gpex: Allow more than 4 legacy IRQs
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 08/15] hvf: arm: Ignore writes to CNTP_CTL_EL0
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 05/15] MAINTAINERS: Add myself as maintainer for apple-gfx, reviewer for HVF
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 06/15] hw: Add vmapple subdir
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 04/15] hw/display/apple-gfx: Adds configurable mode list
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 07/15] hw/misc/pvpanic: Add MMIO interface
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 03/15] hw/display/apple-gfx: Adds PCI implementation
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 00/15] macOS PV Graphics and new vmapple machine type
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support
,
Phil Dennis-Jordan
,
15:21
[PATCH v15 01/15] ui & main loop: Redesign of system-specific main thread event handling
,
Phil Dennis-Jordan
,
15:21
Re: [PATCH v2 18/27] system/qtest: properly feedback results of clock_[step|set]
,
Fabiano Rosas
,
15:10
Re: [RFC 1/1] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Richard Henderson
,
14:08
[RFC 0/1] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
12:09
[RFC 1/1] target/riscv: use tcg ops generation to emulate whole reg rvv loads/stores.
,
Paolo Savini
,
12:09
Re: [PATCH v2 24/27] tests/vm: fix build_path based path
,
Philippe Mathieu-Daudé
,
12:07
Re: [PATCH v8 1/2] target/riscv: rvv: fix typo in vext continuous ldst function names
,
Max Chou
,
11:52
Re: [PATCH v2 21/27] tests/lcitool: bump to latest version of libvirt-ci
,
Daniel P . Berrangé
,
11:42
Re: [PATCH v2 20/27] tests/functional: extend test_aarch64_virt with vulkan test
,
Daniel P . Berrangé
,
11:40
Re: [PATCH v2 20/27] tests/functional: extend test_aarch64_virt with vulkan test
,
Thomas Huth
,
11:38
Re: [PATCH] accel/tcg: Un-inline translator_is_same_page()
,
Richard Henderson
,
11:36
Re: [PATCH v8 2/2] target/riscv: rvv: speed up small unit-stride loads and stores
,
Richard Henderson
,
11:35
Re: [PATCH v8 1/2] target/riscv: rvv: fix typo in vext continuous ldst function names
,
Richard Henderson
,
11:34
Re: [PATCH v2 15/27] tests/functional/aarch64: add tests for FEAT_RME
,
Pierrick Bouvier
,
11:31
[PATCH v2 16/27] util/qemu-timer: fix indentation
,
Alex Bennée
,
11:26
[PATCH v2 18/27] system/qtest: properly feedback results of clock_[step|set]
,
Alex Bennée
,
11:26
[PATCH v2 26/27] tests/vm: allow interactive login as root
,
Alex Bennée
,
11:26
[PATCH v2 17/27] tests/qtest: remove clock_steps from virtio tests
,
Alex Bennée
,
11:26
Re: [PATCH v2 19/27] tests/functional: remove hacky sleep from the tests
,
Thomas Huth
,
11:26
[PATCH v2 21/27] tests/lcitool: bump to latest version of libvirt-ci
,
Alex Bennée
,
11:22
[PATCH v2 27/27] pc-bios: ensure keymaps dependencies set vnc tests
,
Alex Bennée
,
11:22
[PATCH v2 22/27] tests/docker: move riscv64 cross container from sid to trixie
,
Alex Bennée
,
11:22
[PATCH v2 25/27] tests/vm: partially un-tabify help output
,
Alex Bennée
,
11:22
[PATCH v2 20/27] tests/functional: extend test_aarch64_virt with vulkan test
,
Alex Bennée
,
11:22
[PATCH v2 24/27] tests/vm: fix build_path based path
,
Alex Bennée
,
11:22
[PATCH v2 23/27] tests/lcitool: remove temp workaround for debian mips64el
,
Alex Bennée
,
11:22
[PATCH v2 12/27] tests/functional: update the s390x tuxrun tests
,
Alex Bennée
,
11:22
[PATCH v2 15/27] tests/functional/aarch64: add tests for FEAT_RME
,
Alex Bennée
,
11:22
[PATCH v2 10/27] tests/functional: update the riscv32 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 13/27] tests/functional: update the sparc64 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 01/27] tests/functional: update the arm tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 11/27] tests/functional: update the riscv64 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 19/27] tests/functional: remove hacky sleep from the tests
,
Alex Bennée
,
11:21
[PATCH v2 14/27] tests/functional: update the x86_64 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 07/27] tests/functional: update the mips64el tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 08/27] tests/functional: update the ppc32 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 09/27] tests/functional: update the ppc64 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 05/27] tests/functional: update the mips32el tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 06/27] tests/functional: update the mips64 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 04/27] tests/functional: update the mips32 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 00/27] testing/next: functional tests, qtest clocks, vm and keymaps
,
Alex Bennée
,
11:21
[PATCH v2 02/27] tests/functional: update the i386 tuxrun tests
,
Alex Bennée
,
11:21
[PATCH v2 03/27] tests/functional: add a m68k tuxrun tests
,
Alex Bennée
,
11:21
Re: [PATCH v6 1/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Richard Henderson
,
10:59
[PATCH] accel/tcg: Un-inline translator_is_same_page()
,
Philippe Mathieu-Daudé
,
10:41
Re: [PATCH v8 2/2] target/riscv: rvv: speed up small unit-stride loads and stores
,
Daniel Henrique Barboza
,
10:24
Re: [PATCH v8 1/2] target/riscv: rvv: fix typo in vext continuous ldst function names
,
Daniel Henrique Barboza
,
10:23
[PATCH v6 1/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
09:30
[PATCH v6 0/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
09:30
[PATCH v8 2/2] target/riscv: rvv: speed up small unit-stride loads and stores
,
Craig Blackmore
,
09:25
[PATCH v8 1/2] target/riscv: rvv: fix typo in vext continuous ldst function names
,
Craig Blackmore
,
09:24
[PATCH v8 0/2] target/riscv: rvv: reduce the overhead for simple RISC-V vector unit-stride loads and stores
,
Craig Blackmore
,
09:14
[PATCH v2 8/9] target/riscv: add shgatpa
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 9/9] target/riscv/tcg: add sha
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 6/9] target/riscv: add shvstvecd
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 7/9] target/riscv: add shvsatpa
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 5/9] target/riscv: add shtvala
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 3/9] target/riscv: add shcounterenw
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 4/9] target/riscv: add shvstvala
,
Daniel Henrique Barboza
,
06:41
[PATCH v2 1/9] target/riscv/tcg: hide warn for named feats when disabling via priv_ver
,
Daniel Henrique Barboza
,
06:40
[PATCH v2 2/9] target/riscv: add ssstateen
,
Daniel Henrique Barboza
,
06:40
[PATCH v2 0/9] target/riscv: add 'sha' support
,
Daniel Henrique Barboza
,
06:40
Re: [PATCH for-10.0 3/9] target/riscv: add shcounterenw
,
Daniel Henrique Barboza
,
06:04
Re: [PATCH] hw/riscv/riscv-iommu.c: Introduce a translation tag for the page table cache
,
Jason Chien
,
04:52
[PATCH v2 1/2] target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter
,
Chao Liu
,
02:16
[PATCH v2 2/2] target/riscv: fix handling of nop for vstart >= vl in some vector instruction
,
Chao Liu
,
02:16
[PATCH v2 0/2] Enhanced VSTART and VL Checks for Vector Instructions
,
Chao Liu
,
02:16
December 17, 2024
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Yanfeng Liu
,
19:50
Re: [PATCH for-10.0 3/9] target/riscv: add shcounterenw
,
Alistair Francis
,
19:34
Re: [PATCH v2 0/7] Introduce SMP Cache Topology
,
Zhao Liu
,
11:03
Re: [PATCH v2 0/7] Introduce SMP Cache Topology
,
Alireza Sanaee
,
09:43
[PATCH v7 9/9] target/riscv: Add Smdbltrp ISA extension enable switch
,
Clément Léger
,
04:07
[PATCH v7 3/9] target/riscv: Implement Ssdbltrp sret, mret and mnret behavior
,
Clément Léger
,
04:07
[PATCH v7 8/9] target/riscv: Implement Smdbltrp behavior
,
Clément Léger
,
04:07
[PATCH v7 7/9] target/riscv: Implement Smdbltrp sret, mret and mnret behavior
,
Clément Léger
,
04:07
[PATCH v7 6/9] target/riscv: Add Smdbltrp CSRs handling
,
Clément Léger
,
04:07
[PATCH v7 5/9] target/riscv: Add Ssdbltrp ISA extension enable switch
,
Clément Léger
,
04:07
[PATCH v7 4/9] target/riscv: Implement Ssdbltrp exception handling
,
Clément Léger
,
04:07
[PATCH v7 2/9] target/riscv: Add Ssdbltrp CSRs handling
,
Clément Léger
,
04:07
[PATCH v7 1/9] target/riscv: Fix henvcfg potentially containing stale bits
,
Clément Léger
,
04:07
[PATCH v7 0/9] target/riscv: Add support for Smdbltrp and Ssdbltrp extensions
,
Clément Léger
,
04:07
Re: [PATCH v13 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
Alexey Baturo
,
04:01
[PATCH v14 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
baturo . alexey
,
03:57
[PATCH v14 4/7] target/riscv: Add pointer masking tb flags
,
baturo . alexey
,
03:57
[PATCH v14 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
baturo . alexey
,
03:57
[PATCH v14 5/7] target/riscv: Update address modify functions to take into account pointer masking
,
baturo . alexey
,
03:57
[PATCH v14 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
baturo . alexey
,
03:57
[PATCH v14 2/7] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0
,
baturo . alexey
,
03:57
[PATCH v14 1/7] target/riscv: Remove obsolete pointer masking extension code.
,
baturo . alexey
,
03:57
[PATCH v14 0/7] Pointer Masking update for Zjpm v1.0
,
baturo . alexey
,
03:57
[PATCH v1 0/1] Fix the VSTART register was not checked correctly in the vext_vv_rm_2 function
,
Chao Liu
,
03:43
[PATCH v1 1/1] target/riscv: Fix handling of NOP for vstart >= vl in vext_vx_rm_2()
,
Chao Liu
,
03:43
Re: [PATCH v6 0/9] target/riscv: Add support for Smdbltrp and Ssdbltrp extensions
,
Clément Léger
,
03:14
[PATCH v10 7/7] target/riscv: Disable Smrnmi for the 'max' type CPU
,
frank . chang
,
01:25
[PATCH v10 6/7] target/riscv: Add Zicfilp support for Smrnmi
,
frank . chang
,
01:25
[PATCH v10 5/7] target/riscv: Add Smrnmi cpu extension
,
frank . chang
,
01:25
[PATCH v10 0/7] Add Smrnmi support
,
frank . chang
,
01:25
[PATCH v10 4/7] target/riscv: Add Smrnmi mnret instruction
,
frank . chang
,
01:25
[PATCH v10 2/7] target/riscv: Add Smrnmi CSRs
,
frank . chang
,
01:25
[PATCH v10 3/7] target/riscv: Handle Smrnmi interrupt and exception
,
frank . chang
,
01:25
[PATCH v10 1/7] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig
,
frank . chang
,
01:25
Re: [PATCH v9 0/6] Add Smrnmi support
,
Frank Chang
,
01:19
Re: [PATCH v13 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
Alistair Francis
,
01:14
Re: [PATCH v13 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
Alistair Francis
,
00:53
Re: [PATCH v13 2/7] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0
,
Alistair Francis
,
00:32
December 16, 2024
Re: [PATCH v4 1/3] hw/riscv: Support to load DTB after 3GB memory on 64-bit system.
,
Jim Shu
,
23:11
Re: [PATCH v4 0/3] Support 64-bit address of initrd
,
Jim Shu
,
23:04
Re: [PATCH v4 0/3] Support 64-bit address of initrd
,
Jim Shu
,
23:01
Re: [PATCH v6 0/9] target/riscv: Add support for Smdbltrp and Ssdbltrp extensions
,
Alistair Francis
,
22:44
Re: [PATCH v4 1/3] hw/riscv: Support to load DTB after 3GB memory on 64-bit system.
,
Alistair Francis
,
22:40
Re: [PATCH v6 2/9] target/riscv: Add Ssdbltrp CSRs handling
,
Alistair Francis
,
19:19
Re: [PATCH v13 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
Daniel Henrique Barboza
,
08:54
Re: [PATCH v13 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
Daniel Henrique Barboza
,
08:54
Re: [PATCH v9 0/6] Add Smrnmi support
,
Daniel Henrique Barboza
,
08:46
Re: [PATCH v12 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
Daniel Henrique Barboza
,
07:43
[PATCH v13 0/7] Pointer Masking update for Zjpm v1.0
,
baturo . alexey
,
07:19
[PATCH v13 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
baturo . alexey
,
07:19
[PATCH v13 1/7] target/riscv: Remove obsolete pointer masking extension code.
,
baturo . alexey
,
07:19
[PATCH v13 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
baturo . alexey
,
07:19
[PATCH v13 2/7] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0
,
baturo . alexey
,
07:19
[PATCH v13 5/7] target/riscv: Update address modify functions to take into account pointer masking
,
baturo . alexey
,
07:19
[PATCH v13 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
baturo . alexey
,
07:19
[PATCH v13 4/7] target/riscv: Add pointer masking tb flags
,
baturo . alexey
,
07:19
Re: [PATCH v12 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
Alexey Baturo
,
07:14
RE: [PATCH 1/3] target/riscv: add a trap-misaligned-access property
,
Konrad, Frederic
,
04:49
Re: [PATCH v4] riscv/gdbstub: add V bit to priv reg
,
Mario Fleischmann
,
03:34
Re: [PATCH v6 1/9] target/riscv: fix henvcfg potentially containing stale bits
,
Alistair Francis
,
00:36
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Alistair Francis
,
00:34
Re: [PATCH v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
Alistair Francis
,
00:30
Re: [PATCH v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
Alistair Francis
,
00:23
December 15, 2024
Re: [PATCH 1/3] target/riscv: add a trap-misaligned-access property
,
Alistair Francis
,
23:55
[RFC PATCH 6/6] include/hw/pci: Send PCI dma requests with memory attributes containing BDF
,
Jason Chien
,
19:50
[RFC PATCH 5/6] hw/riscv/riscv-iommu: Acquire device IDs dynamically
,
Jason Chien
,
19:50
[RFC PATCH 4/6] hw/riscv/riscv-iommu: Allow PCI hosts with iommu_ops registered connecting to the IOMMU
,
Jason Chien
,
19:50
[RFC PATCH 3/6] hw/pci-host: Enable DW PCIe host to send memory transactions over specific mr
,
Jason Chien
,
19:50
[RFC PATCH 1/6] include/hw/pci: Add a callback to set the downstream memory region of a pci bus
,
Jason Chien
,
19:49
[RFC PATCH 2/6] hw/pci: Add an API to set the downstream memory region of a PCI bus
,
Jason Chien
,
19:49
[RFC PATCH 0/6] Avoid contention for PCIIOMMUOps between IOMMU and PCIe host
,
Jason Chien
,
19:49
[PATCH v4] riscv/gdbstub: add V bit to priv reg
,
Yanfeng Liu
,
16:37
December 14, 2024
Re: [PATCH 60/71] hw/timer: Constify all Property
,
Cédric Le Goater
,
05:05
Re: [PATCH 59/71] hw/ssi: Constify all Property
,
Cédric Le Goater
,
05:05
Re: [PATCH 40/71] hw/misc: Constify all Property
,
Cédric Le Goater
,
05:04
December 13, 2024
Re: [PATCH v3] riscv/gdb: add V bit to priv register
,
Yanfeng Liu
,
21:02
Re: [PATCH 20/71] hw/char: Constify all Property
,
Alberto Garcia
,
20:53
Re: [PATCH 32/71] hw/intc: Constify all Property
,
Daniel Henrique Barboza
,
15:41
Re: [PATCH 51/71] hw/riscv: Constify all Property
,
Daniel Henrique Barboza
,
15:38
Re: [PATCH 08/71] target/riscv: Constify all Property
,
Daniel Henrique Barboza
,
15:38
[PULL 2/4] tcg/riscv: Fix StoreStore barrier generation
,
Richard Henderson
,
15:10
Re: [PATCH v14 00/15] macOS PV Graphics and new vmapple machine type
,
Phil Dennis-Jordan
,
14:28
[PATCH 60/71] hw/timer: Constify all Property
,
Richard Henderson
,
14:16
[PATCH 59/71] hw/ssi: Constify all Property
,
Richard Henderson
,
14:16
[PATCH 51/71] hw/riscv: Constify all Property
,
Richard Henderson
,
14:15
[PATCH 52/71] hw/rtc: Constify all Property
,
Richard Henderson
,
14:14
[PATCH 40/71] hw/misc: Constify all Property
,
Richard Henderson
,
14:14
[PATCH 32/71] hw/intc: Constify all Property
,
Richard Henderson
,
14:10
[PATCH 26/71] hw/gpio: Constify all Property
,
Richard Henderson
,
14:10
[PATCH 20/71] hw/char: Constify all Property
,
Richard Henderson
,
14:10
[PATCH 08/71] target/riscv: Constify all Property
,
Richard Henderson
,
14:09
Re: [PATCH 3/3] target/riscv: fix the trap generation for conditional store
,
Richard Henderson
,
12:52
RE: [PATCH 3/3] target/riscv: fix the trap generation for conditional store
,
Konrad, Frederic
,
11:31
[PATCH v14 14/15] hw/block/virtio-blk: Replaces request free function with g_free
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 15/15] hw/vmapple/vmapple: Add vmapple machine type
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 12/15] hw/vmapple/cfg: Introduce vmapple cfg region
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 10/15] hw/vmapple/aes: Introduce aes engine
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 04/15] hw/display/apple-gfx: Adds configurable mode list
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 07/15] hw/misc/pvpanic: Add MMIO interface
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 05/15] MAINTAINERS: Add myself as maintainer for apple-gfx, reviewer for HVF
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 06/15] hw: Add vmapple subdir
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 13/15] hw/vmapple/virtio-blk: Add support for apple virtio-blk
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 00/15] macOS PV Graphics and new vmapple machine type
,
Phil Dennis-Jordan
,
10:20
[PATCH v13 14/15] hw/block/virtio-blk: Replaces request free function with g_free
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 11/15] hw/vmapple/bdif: Introduce vmapple backdoor interface
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 09/15] gpex: Allow more than 4 legacy IRQs
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 08/15] hvf: arm: Ignore writes to CNTP_CTL_EL0
,
Phil Dennis-Jordan
,
10:20
[PATCH v14 03/15] hw/display/apple-gfx: Adds PCI implementation
,
Phil Dennis-Jordan
,
10:19
[PATCH v14 01/15] ui & main loop: Redesign of system-specific main thread event handling
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 15/15] hw/vmapple/vmapple: Add vmapple machine type
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 11/15] hw/vmapple/bdif: Introduce vmapple backdoor interface
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 13/15] hw/vmapple/virtio-blk: Add support for apple virtio-blk
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 08/15] hvf: arm: Ignore writes to CNTP_CTL_EL0
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 07/15] hw/misc/pvpanic: Add MMIO interface
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 06/15] hw: Add vmapple subdir
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 04/15] hw/display/apple-gfx: Adds configurable mode list
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 10/15] hw/vmapple/aes: Introduce aes engine
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 12/15] hw/vmapple/cfg: Introduce vmapple cfg region
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 09/15] gpex: Allow more than 4 legacy IRQs
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 03/15] hw/display/apple-gfx: Adds PCI implementation
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 05/15] MAINTAINERS: Add myself as maintainer for apple-gfx, reviewer for HVF
,
Phil Dennis-Jordan
,
10:19
[PATCH v13 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support
,
Phil Dennis-Jordan
,
10:18
[PATCH v13 00/15] macOS PV Graphics and new vmapple machine type
,
Phil Dennis-Jordan
,
10:18
[PATCH v13 01/15] ui & main loop: Redesign of system-specific main thread event handling
,
Phil Dennis-Jordan
,
10:18
RE: [PATCH 2/3] target/riscv: generate misaligned access trap for rvi insn
,
Konrad, Frederic
,
10:09
Re: [PATCH v3] riscv/gdb: add V bit to priv register
,
Mario Fleischmann
,
04:05
December 12, 2024
Re: [PATCH 20/20] tests/functional: extend test_aarch64_virt with vulkan test
,
Thomas Huth
,
09:03
Re: [PATCH 18/20] system/qtest: properly feedback results of clock_[step|set]
,
Fabiano Rosas
,
07:36
Re: [PATCH 17/20] tests/qtest: move clock_steps to after checks
,
Fabiano Rosas
,
07:34
Re: [PATCH 20/20] tests/functional: extend test_aarch64_virt with vulkan test
,
Alex Bennée
,
07:32
Re: [PATCH v12 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
Daniel Henrique Barboza
,
04:48
December 11, 2024
Re: [PATCH 2/3] target/riscv: generate misaligned access trap for rvi insn
,
Richard Henderson
,
16:50
[PATCH 3/3] target/riscv: fix the trap generation for conditional store
,
Frederic Konrad
,
16:39
[PATCH 2/3] target/riscv: generate misaligned access trap for rvi insn
,
Frederic Konrad
,
16:39
[PATCH 0/3] riscv misaligned accesses
,
Frederic Konrad
,
16:39
[PATCH 1/3] target/riscv: add a trap-misaligned-access property
,
Frederic Konrad
,
16:38
Re: [PATCH v2 1/1] target/riscv: add VILL field for vtype register macro definition
,
Chao Liu
,
11:37
Re: [PATCH] tcg/riscv: Fix StoreStore barrier generation
,
Richard Henderson
,
11:35
Re: [PATCH 15/20] tests/functional/aarch64: add tests for FEAT_RME
,
Pierrick Bouvier
,
11:21
Re: [PATCH v2 1/1] target/riscv: add VILL field for vtype register macro definition
,
Richard Henderson
,
10:56
[PATCH v2 0/1] Add vtype.vill FIELD macro definition
,
Chao Liu
,
10:49
[PATCH v2 1/1] target/riscv: add VILL field for vtype register macro definition
,
Chao Liu
,
10:49
Re: [PATCH v9 0/6] Add Smrnmi support
,
Frank Chang
,
10:20
Re: [PATCH v7 2/2] target/riscv: rvv: speed up small unit-stride loads and stores
,
Max Chou
,
09:41
[RFC PATCH v5 1/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
09:31
[RFC PATCH v5 0/1] target/riscv: rvv: Use wider accesses for unit stride load/store
,
Craig Blackmore
,
09:31
[PATCH v1 1/1] target/riscv: add VILL field for vtype register macro definition
,
Chao Liu
,
09:00
[PATCH v1 0/1] Add vtype.vill FIELD macro definition
,
Chao Liu
,
09:00
[PATCH] tcg/riscv: Fix StoreStore barrier generation
,
Roman Artemev
,
09:00
[PATCH v7 2/2] target/riscv: rvv: speed up small unit-stride loads and stores
,
Craig Blackmore
,
07:52
[PATCH v7 1/2] target/riscv: rvv: fix typo in vext continuous ldst function names
,
Craig Blackmore
,
07:52
[PATCH v7 0/2] target/riscv: rvv: reduce the overhead for simple RISC-V vector unit-stride loads and stores
,
Craig Blackmore
,
07:51
Re: [PATCH 15/20] tests/functional/aarch64: add tests for FEAT_RME
,
Thomas Huth
,
03:05
Re: [PATCH 20/20] tests/functional: extend test_aarch64_virt with vulkan test
,
Thomas Huth
,
01:58
Re: [PATCH 19/20] tests/functional: remove hacky sleep from the tests
,
Thomas Huth
,
01:39
Re: [PATCH 17/20] tests/qtest: move clock_steps to after checks
,
Thomas Huth
,
01:37
Re: [PATCH 18/20] system/qtest: properly feedback results of clock_[step|set]
,
Thomas Huth
,
01:36
Re: [PATCH 16/20] util/qemu-timer: fix indentation
,
Thomas Huth
,
01:30
Re: [PATCH 1/1] hw/net: Support Marvell 88E1111 phy driver
,
Fea Wang
,
01:04
December 10, 2024
[PATCH 18/20] system/qtest: properly feedback results of clock_[step|set]
,
Alex Bennée
,
15:50
[PATCH 17/20] tests/qtest: move clock_steps to after checks
,
Alex Bennée
,
15:50
[PATCH 19/20] tests/functional: remove hacky sleep from the tests
,
Alex Bennée
,
15:50
[PATCH 14/20] tests/functional: update the x86_64 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 16/20] util/qemu-timer: fix indentation
,
Alex Bennée
,
15:44
[PATCH 13/20] tests/functional: update the sparc64 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 11/20] tests/functional: update the riscv64 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 05/20] tests/functional: update the mips32el tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 08/20] tests/functional: update the ppc32 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 20/20] tests/functional: extend test_aarch64_virt with vulkan test
,
Alex Bennée
,
15:44
[PATCH 15/20] tests/functional/aarch64: add tests for FEAT_RME
,
Alex Bennée
,
15:44
[PATCH 09/20] tests/functional: update the ppc64 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 12/20] tests/functional: update the s390x tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 07/20] tests/functional: update the mips64el tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 10/20] tests/functional: update the riscv32 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 06/20] tests/functional: update the mips64 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 01/20] tests/functional: update the arm tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 00/20] testing/next: functional tests and qtest timers
,
Alex Bennée
,
15:44
[PATCH 02/20] tests/functional: update the i386 tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 03/20] tests/functional: add a m68k tuxrun tests
,
Alex Bennée
,
15:44
[PATCH 04/20] tests/functional: update the mips32 tuxrun tests
,
Alex Bennée
,
15:43
December 09, 2024
Re: [PATCH 15/20] target: Implement CPUClass::datapath_is_big_endian (big-endian)
,
Brian Cain
,
18:17
Re: [RFC v2 0/2] Add RISC-V Server Platform Reference Board
,
Daniel Henrique Barboza
,
15:20
Re: [PATCH v6 2/9] target/riscv: Add Ssdbltrp CSRs handling
,
Daniel Henrique Barboza
,
14:36
Re: [PATCH v6 1/9] target/riscv: fix henvcfg potentially containing stale bits
,
Daniel Henrique Barboza
,
14:34
December 08, 2024
[PATCH v13 15/15] hw/vmapple/vmapple: Add vmapple machine type
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 14/15] hw/block/virtio-blk: Replaces request free function with g_free
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 13/15] hw/vmapple/virtio-blk: Add support for apple virtio-blk
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 12/15] hw/vmapple/cfg: Introduce vmapple cfg region
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 11/15] hw/vmapple/bdif: Introduce vmapple backdoor interface
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 09/15] gpex: Allow more than 4 legacy IRQs
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 10/15] hw/vmapple/aes: Introduce aes engine
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 08/15] hvf: arm: Ignore writes to CNTP_CTL_EL0
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 07/15] hw/misc/pvpanic: Add MMIO interface
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 06/15] hw: Add vmapple subdir
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 05/15] MAINTAINERS: Add myself as maintainer for apple-gfx, reviewer for HVF
,
Phil Dennis-Jordan
,
15:23
[PATCH v13 04/15] hw/display/apple-gfx: Adds configurable mode list
,
Phil Dennis-Jordan
,
15:22
[PATCH v13 02/15] hw/display/apple-gfx: Introduce ParavirtualizedGraphics.Framework support
,
Phil Dennis-Jordan
,
15:22
[PATCH v13 03/15] hw/display/apple-gfx: Adds PCI implementation
,
Phil Dennis-Jordan
,
15:22
[PATCH v13 01/15] ui & main loop: Redesign of system-specific main thread event handling
,
Phil Dennis-Jordan
,
15:22
[PATCH v13 00/15] macOS PV Graphics and new vmapple machine type
,
Phil Dennis-Jordan
,
15:22
December 07, 2024
Re: [PATCH v12 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
Alexey Baturo
,
02:20
December 06, 2024
Re: [PATCH 1/1] disas/riscv: Guard dec->cfg dereference for host disassemble
,
LIU Zhiwei
,
20:27
Re: [PATCH v12 2/7] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0
,
Daniel Henrique Barboza
,
16:10
Re: [PATCH v12 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
Daniel Henrique Barboza
,
16:08
Re: [PATCH 1/1] disas/riscv: Guard dec->cfg dereference for host disassemble
,
Richard Henderson
,
08:36
December 05, 2024
Re: [PATCH 1/1] disas/riscv: Guard dec->cfg dereference for host disassemble
,
LIU Zhiwei
,
23:39
Re: Host riscv disas is broken
,
LIU Zhiwei
,
22:39
Re: [PATCH 1/1] disas/riscv: Guard dec->cfg dereference for host disassemble
,
Richard Henderson
,
22:36
[PATCH 1/1] disas/riscv: Guard dec->cfg dereference for host disassemble
,
LIU Zhiwei
,
22:25
[PATCH v3] riscv/gdb: add V bit to priv register
,
Yanfeng Liu
,
19:13
Re: [PATCH-for-10.0 v2 10/13] hw/pci-host/gpex: Expose 'refuse-bar-at-addr-0' property
,
Philippe Mathieu-Daudé
,
16:26
Re: [PATCH-for-10.0 v2 05/13] hw/pci: Propagate bar_at_addr_0_refused to pci_root_bus_internal_init()
,
Philippe Mathieu-Daudé
,
16:25
Re: [PATCH] binfmt: Don't consider riscv{32,64} part of the same family
,
Laurent Vivier
,
12:16
Re: [PATCH-for-10.0 v2 10/13] hw/pci-host/gpex: Expose 'refuse-bar-at-addr-0' property
,
Peter Maydell
,
11:47
Re: [PATCH-for-10.0 v2 05/13] hw/pci: Propagate bar_at_addr_0_refused to pci_root_bus_internal_init()
,
Peter Maydell
,
11:45
[PATCH for-10.0 00/11] riscv: IOMMU HPM support
,
Daniel Henrique Barboza
,
08:33
[PATCH for-10.0 05/11] hw/riscv/riscv-iommu: instantiate hpm_timer
,
Daniel Henrique Barboza
,
08:33
[PATCH for-10.0 11/11] docs/specs/riscv-iommu.rst: add HPM support info
,
Daniel Henrique Barboza
,
08:33
[PATCH for-10.0 03/11] hw/riscv/riscv-iommu: add riscv-iommu-hpm file
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 01/11] hw/riscv/riscv-iommu.h: add missing headers
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 06/11] hw/riscv/riscv-iommu: add IOCOUNTINH mmio writes
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 08/11] hw/riscv/riscv-iommu: add hpm events mmio write
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 10/11] hw/riscv: add IOMMU HPM trace events
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 09/11] hw/riscv/riscv-iommu.c: add RISCV_IOMMU_CAP_HPM cap
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 07/11] hw/riscv/riscv-iommu: add IOHPMCYCLES mmio write
,
Daniel Henrique Barboza
,
08:32
[PATCH for-10.0 04/11] hw/riscv/riscv-iommu: add riscv_iommu_hpm_incr_ctr()
,
Daniel Henrique Barboza
,
08:30
[PATCH for-10.0 02/11] hw/riscv/riscv-iommu-bits.h: HPM bits
,
Daniel Henrique Barboza
,
08:30
Re: [PATCH v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
Daniel Henrique Barboza
,
07:15
Re: [PATCH v4 4/7] target/riscv: Add support to record CTR entries.
,
Rajnesh Kanwal
,
06:36
[PATCH v5 6/7] target/riscv: Add support to access ctrsource, ctrtarget, ctrdata regs.
,
Rajnesh Kanwal
,
06:34
[PATCH v5 7/7] target/riscv: machine: Add Control Transfer Record state description
,
Rajnesh Kanwal
,
06:34
[PATCH v5 5/7] target/riscv: Add CTR sctrclr instruction.
,
Rajnesh Kanwal
,
06:34
[PATCH v5 4/7] target/riscv: Add support to record CTR entries.
,
Rajnesh Kanwal
,
06:34
[PATCH v5 3/7] target/riscv: Add support for Control Transfer Records extension CSRs.
,
Rajnesh Kanwal
,
06:34
[PATCH v5 2/7] target/riscv: Add Control Transfer Records CSR definitions.
,
Rajnesh Kanwal
,
06:34
[PATCH v5 1/7] target/riscv: Remove obsolete sfence.vm instruction
,
Rajnesh Kanwal
,
06:34
[PATCH v5 0/7] target/riscv: Add support for Control Transfer Records Ext.
,
Rajnesh Kanwal
,
06:34
[PATCH v12 7/7] target/riscv: Enable updates for pointer masking variables and thus enable pointer masking extension
,
baturo . alexey
,
06:23
[PATCH v12 6/7] target/riscv: Apply pointer masking for virtualized memory accesses
,
baturo . alexey
,
06:23
[PATCH v12 5/7] target/riscv: Update address modify functions to take into account pointer masking
,
baturo . alexey
,
06:23
[PATCH v12 4/7] target/riscv: Add pointer masking tb flags
,
baturo . alexey
,
06:23
[PATCH v12 3/7] target/riscv: Add helper functions to calculate current number of masked bits for pointer masking
,
baturo . alexey
,
06:23
[PATCH v12 2/7] target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0
,
baturo . alexey
,
06:23
[PATCH v12 1/7] target/riscv: Remove obsolete pointer masking extension code.
,
baturo . alexey
,
06:23
[PATCH v12 0/7] Pointer Masking update for Zjpm v1.0
,
baturo . alexey
,
06:23
Re: [PATCH 17/20] disas: Use cpu_datapath_is_big_endian()
,
Peter Maydell
,
05:47
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Yanfeng Liu
,
04:16
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Alex Bennée
,
03:11
[PATCH v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
MollyChen
,
02:37
December 04, 2024
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Yanfeng Liu
,
20:29
Re: [PATCH 18/20] hw/core/generic-loader: Use cpu_datapath_is_big_endian()
,
Richard Henderson
,
19:05
Re: [PATCH 17/20] disas: Use cpu_datapath_is_big_endian()
,
Richard Henderson
,
18:40
Re: [PATCH 03/20] target/arm: Implement CPUClass::datapath_is_big_endian
,
Richard Henderson
,
18:37
[PATCH 20/20] hw/core/cpu: Remove cpu_virtio_is_big_endian()
,
Philippe Mathieu-Daudé
,
15:29
[RFC PATCH 19/20] hw/virtio: Use cpu_datapath_is_big_endian()
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 18/20] hw/core/generic-loader: Use cpu_datapath_is_big_endian()
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 17/20] disas: Use cpu_datapath_is_big_endian()
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 16/20] hw/core/cpu: Expose cpu_datapath_is_big_endian() method
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 15/20] target: Implement CPUClass::datapath_is_big_endian (big-endian)
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 14/20] target: Implement CPUClass::datapath_is_big_endian (little-endian)
,
Philippe Mathieu-Daudé
,
15:28
[PATCH 13/20] target/xtensa: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 12/20] target/xtensa: Implement xtensa_isa_is_big_endian()
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 10/20] target/microblaze: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 11/20] target/mips: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 09/20] target/sh4: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 08/20] target/sh4: Expose CPUSH4State::little_endian property
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 07/20] target/riscv: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:27
[PATCH 06/20] target/sparc: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 05/20] target/rx: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 04/20] target/ppc: Register CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 03/20] target/arm: Implement CPUClass::datapath_is_big_endian
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 02/20] hw/core/cpu: Introduce CPUClass::datapath_is_big_endian() handler
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 01/20] exec/tswap: Rename target_words_bigendian -> qemu_binary_is_bigendian
,
Philippe Mathieu-Daudé
,
15:26
[PATCH 00/20] target: Implement CPUClass::datapath_is_big_endian() handlers
,
Philippe Mathieu-Daudé
,
15:26
Re: [PATCH v2] riscv/gdb: add virt mode debug interface
,
Mario Fleischmann
,
11:04
Re: [PATCH v4 4/7] target/riscv: Add support to record CTR entries.
,
Richard Henderson
,
09:30
Re: [PATCH v6 1/1] target/riscv: rvv: reduce the overhead for simple RISC-V vector unit-stride loads and stores
,
Max Chou
,
08:44
[PATCH v6 1/1] target/riscv: rvv: reduce the overhead for simple RISC-V vector unit-stride loads and stores
,
Craig Blackmore
,
08:18
[PATCH v6 0/1] target/riscv: rvv: reduce the overhead for simple RISC-V vector unit-stride loads and stores
,
Craig Blackmore
,
08:18
Re: [PATCH v3 0/6] target/riscv: Add support for Control Transfer Records Ext.
,
Rajnesh Kanwal
,
08:00
Re: [PATCH RESEND v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
Daniel Henrique Barboza
,
07:58
[PATCH v4 7/7] target/riscv: machine: Add Control Transfer Record state description
,
Rajnesh Kanwal
,
07:58
[PATCH v4 5/7] target/riscv: Add CTR sctrclr instruction.
,
Rajnesh Kanwal
,
07:58
[PATCH v4 6/7] target/riscv: Add support to access ctrsource, ctrtarget, ctrdata regs.
,
Rajnesh Kanwal
,
07:58
[PATCH v4 4/7] target/riscv: Add support to record CTR entries.
,
Rajnesh Kanwal
,
07:58
[PATCH v4 3/7] target/riscv: Add support for Control Transfer Records extension CSRs.
,
Rajnesh Kanwal
,
07:58
[PATCH v4 2/7] target/riscv: Add Control Transfer Records CSR definitions.
,
Rajnesh Kanwal
,
07:58
[PATCH v4 1/7] target/riscv: Remove obsolete sfence.vm instruction
,
Rajnesh Kanwal
,
07:58
[PATCH v4 0/7] target/riscv: Add support for Control Transfer Records Ext.
,
Rajnesh Kanwal
,
07:57
Re: [PATCH v4 08/11] target/riscv: Add counter delegation/configuration support
,
Daniel Henrique Barboza
,
07:51
Re: [PATCH v4 04/11] target/riscv: Support generic CSR indirect access
,
Daniel Henrique Barboza
,
07:51
Re: [PATCH] binfmt: Don't consider riscv{32,64} part of the same family
,
Daniel P . Berrangé
,
05:17
Re: [PATCH-for-10.0 v2 01/13] hw/pci: Do not declare PCIBus::flags mask as enum
,
Thomas Huth
,
01:50
December 03, 2024
Re: [PATCH for-10.0 0/9] target/riscv: add 'sha' support
,
Alistair Francis
,
23:43
Re: [PATCH for-10.0 9/9] target/riscv/tcg: add sha
,
Alistair Francis
,
22:57
Re: [PATCH for-10.0 8/9] target/riscv: add shgatpa
,
Alistair Francis
,
22:54
Re: [PATCH for-10.0 7/9] target/riscv: add shvsatpa
,
Alistair Francis
,
22:53
Re: [PATCH for-10.0 6/9] target/riscv: add shvstvecd
,
Alistair Francis
,
22:52
Re: [PATCH for-10.0 5/9] target/riscv: add shtvala
,
Alistair Francis
,
22:51
Re: [PATCH for-10.0 4/9] target/riscv: add shvstvala
,
Alistair Francis
,
22:49
Re: [PATCH for-10.0 3/9] target/riscv: add shcounterenw
,
Alistair Francis
,
22:46
Re: [PATCH for-10.0 2/9] target/riscv: add ssstateen
,
Alistair Francis
,
22:44
[PATCH RESEND v1] target/riscv: add support for RV64 Xiangshan Nanhu CPU
,
MollyChen
,
22:15
[PATCH v1] Add a CPU entry for the RV64 XiangShan NANHU CPU which supports single-core and dual-core configurations. More details can be found at https://docs.xiangshan.cc/zh-cn/latest/integration/overview
,
MollyChen
,
21:54
Re: Host riscv disas is broken
,
Alistair Francis
,
21:45
Re: [PATCH 0/2] target/riscv: Include missing headers in '*internals.h'
,
Alistair Francis
,
21:42
Re: [PATCH v5 0/6] Introduce svukte ISA extension
,
Alistair Francis
,
21:36
Re: [PATCH 2/2] target/riscv: Include missing headers in 'internals.h'
,
Alistair Francis
,
21:30
Re: [PATCH 1/2] target/riscv: Include missing headers in 'vector_internals.h'
,
Alistair Francis
,
21:30
[PATCH v4 11/11] target/riscv: Add configuration for S[m|s]csrind, Smcdeleg/Ssccfg
,
Atish Patra
,
18:15
[PATCH v4 10/11] target/riscv: Add implied rule for counter delegation extensions
,
Atish Patra
,
18:15
[PATCH v4 09/11] target/riscv: Invoke pmu init after feature enable
,
Atish Patra
,
18:15
[PATCH v4 08/11] target/riscv: Add counter delegation/configuration support
,
Atish Patra
,
18:15
[PATCH v4 07/11] target/riscv: Add select value range check for counter delegation
,
Atish Patra
,
18:15
[PATCH v4 06/11] target/riscv: Add counter delegation definitions
,
Atish Patra
,
18:14
[PATCH v4 05/11] target/riscv: Add properties for counter delegation ISA extensions
,
Atish Patra
,
18:14
[PATCH v4 03/11] target/riscv: Enable S*stateen bits for AIA
,
Atish Patra
,
18:14
[PATCH v4 04/11] target/riscv: Support generic CSR indirect access
,
Atish Patra
,
18:14
[PATCH v4 02/11] target/riscv: Decouple AIA processing from xiselect and xireg
,
Atish Patra
,
18:14
[PATCH v4 00/11] Add RISC-V Counter delegation ISA extension support
,
Atish Patra
,
18:14
[PATCH v4 01/11] target/riscv: Add properties for Indirect CSR Access extension
,
Atish Patra
,
18:14
Re: [PATCH 2/2] target/riscv: Include missing headers in 'internals.h'
,
Daniel Henrique Barboza
,
16:08
Re: [PATCH 1/2] target/riscv: Include missing headers in 'vector_internals.h'
,
Daniel Henrique Barboza
,
16:07
[PATCH 2/2] target/riscv: Include missing headers in 'internals.h'
,
Philippe Mathieu-Daudé
,
15:08
[PATCH 1/2] target/riscv: Include missing headers in 'vector_internals.h'
,
Philippe Mathieu-Daudé
,
15:08
[PATCH 0/2] target/riscv: Include missing headers in '*internals.h'
,
Philippe Mathieu-Daudé
,
15:08
Re: [PATCH] binfmt: Don't consider riscv{32,64} part of the same family
,
Richard Henderson
,
08:57
Re: [PATCH for-10.0 2/9] target/riscv: add ssstateen
,
Andrew Jones
,
08:29
Re: [PATCH] binfmt: Don't consider riscv{32, 64} part of the same family
,
Peter Maydell
,
05:35
Re: [PATCH] binfmt: Don't consider riscv{32,64} part of the same family
,
Daniel P . Berrangé
,
05:18
Re: [PATCH] binfmt: Don't consider riscv{32, 64} part of the same family
,
Andrea Bolognani
,
05:12
Re: [PATCH] binfmt: Don't consider riscv{32,64} part of the same family
,
Philippe Mathieu-Daudé
,
04:59
Re: [PATCH for-9.2] target/riscv: Avoid bad shift in riscv_cpu_do_interrupt()
,
Philippe Mathieu-Daudé
,
03:40
Re: [PATCH v5 6/6] target/riscv: Check svukte is not enabled in RV32
,
Alistair Francis
,
03:00
Re: [PATCH v4 0/3] Support 64-bit address of initrd
,
Alistair Francis
,
01:48
Re: [PATCH v4 3/3] hw/riscv: Add the checking if DTB overlaps to kernel or initrd
,
Alistair Francis
,
01:43
Re: [PATCH v4 2/3] hw/riscv: Add a new struct RISCVBootInfo
,
Alistair Francis
,
01:42
Re: [PATCH v4 1/3] hw/riscv: Support to load DTB after 3GB memory on 64-bit system.
,
Alistair Francis
,
01:38
Re: [PATCH-for-10.0 0/3] hw/char/riscv_htif: Remove tswap64() calls
,
Alistair Francis
,
01:36
Re: [PATCH v6 0/3] Upgrade ACPI SPCR table to support SPCR table revision 4 format
,
Alistair Francis
,
01:35
Re: [PATCH for-9.2] target/riscv: Avoid bad shift in riscv_cpu_do_interrupt()
,
Alistair Francis
,
01:31
Re: [PATCH-for-10.0 3/3] hw/char/riscv_htif: Clarify MemoryRegionOps expect 32-bit accesses
,
Alistair Francis
,
00:56
Re: [PATCH-for-10.0 2/3] hw/char/riscv_htif: Explicit little-endian implementation
,
Alistair Francis
,
00:55
December 02, 2024
Re: [PATCH-for-10.0 1/3] MAINTAINERS: Cover RISC-V HTIF interface
,
Alistair Francis
,
23:51
Re: [PATCH for-9.2] target/riscv: Avoid bad shift in riscv_cpu_do_interrupt()
,
Alistair Francis
,
23:43
Re: [RFC PATCH v3 09/11] target/riscv: call plugin trap callbacks
,
Alistair Francis
,
23:39
[PATCH v5 5/6] target/riscv: Expose svukte ISA extension
,
Fea.Wang
,
22:38
[PATCH v5 6/6] target/riscv: Check svukte is not enabled in RV32
,
Fea.Wang
,
22:38
[PATCH v5 4/6] target/riscv: Check memory access to meet svukte rule
,
Fea.Wang
,
22:38
[PATCH v5 3/6] target/riscv: Support hstatus[HUKTE] bit when svukte extension is enabled
,
Fea.Wang
,
22:38
[PATCH v5 2/6] target/riscv: Support senvcfg[UKTE] bit when svukte extension is enabled
,
Fea.Wang
,
22:38
[PATCH v5 1/6] target/riscv: Add svukte extension capability variable
,
Fea.Wang
,
22:38
[PATCH v5 0/6] Introduce svukte ISA extension
,
Fea.Wang
,
22:38
Re: [PATCH v3 08/11] target/riscv: Add counter delegation/configuration support
,
Atish Kumar Patra
,
18:48
Re: [PATCH v3 08/11] target/riscv: Add counter delegation/configuration support
,
Daniel Henrique Barboza
,
16:49
Re: [PATCH v3 04/11] target/riscv: Support generic CSR indirect access
,
Atish Kumar Patra
,
16:17
Re: [PATCH v3 08/11] target/riscv: Add counter delegation/configuration support
,
Atish Kumar Patra
,
16:16
[RFC PATCH v3 09/11] target/riscv: call plugin trap callbacks
,
Julian Ganz
,
14:27
December 01, 2024
RE: [PATCH v6 0/3] Upgrade ACPI SPCR table to support SPCR table revision 4 format
,
JeeHeng Sia
,
20:30
[
Prev Period
]
[
Next Period
]
Mail converted by
MHonArc