qemu-riscv (date)

Archives are refreshed every 15 minutes - for details, please visit the main index.
You can also download the archives in mbox format.

qemu-riscv (date)

[Thread Index][Top][All Lists][qemu-riscv info page]

[Prev Period]

Last Modified: Fri Dec 30 2022 07:53:38 -0500
Messages in reverse chronological order

[Next Period]

December 30, 2022
- Re: [PATCH v4 07/11] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Philippe Mathieu-Daudé, 07:53
- Re: [PATCH v4 06/11] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Philippe Mathieu-Daudé, 07:52
- Re: [PATCH v4 01/11] tests/avocado: add RISC-V OpenSBI boot test, Philippe Mathieu-Daudé, 07:51
- Re: [PATCH v4 04/11] hw/riscv/boot.c: exit early if filename is NULL in load_(kernel|initrd), Philippe Mathieu-Daudé, 07:50
- Re: [PATCH v4 10/11] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Bin Meng, 07:26
- Re: [PATCH v4 10/11] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Daniel Henrique Barboza, 07:04
- Re: [PATCH v4 10/11] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Bin Meng, 04:06
- Re: [PATCH v4 04/11] hw/riscv/boot.c: exit early if filename is NULL in load_(kernel|initrd), Bin Meng, 03:59
December 29, 2022
- [PATCH qemu] target/riscv/cpu.c: Fix elen check, ~elta, 21:27
- [PATCH qemu] target/riscv/cpu.c: Fix elen check, ~elta, 21:18
- Re: Re: [PATCH qemu] target/riscv/cpu.c: Fix elen check, Dongxue Zhang, 21:06
- Re: [PATCH qemu] target/riscv/cpu.c: Fix elen check, Alistair Francis, 17:33
- [PATCH v4 11/11] hw/riscv/boot.c: make riscv_load_initrd() static, Daniel Henrique Barboza, 13:12
- [PATCH v4 10/11] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Daniel Henrique Barboza, 13:12
- [PATCH v4 09/11] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Daniel Henrique Barboza, 13:12
- [PATCH v4 08/11] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Daniel Henrique Barboza, 13:12
- [PATCH v4 07/11] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Daniel Henrique Barboza, 13:12
- [PATCH v4 06/11] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Daniel Henrique Barboza, 13:12
- [PATCH v4 05/11] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 13:12
- [PATCH v4 04/11] hw/riscv/boot.c: exit early if filename is NULL in load_(kernel|initrd), Daniel Henrique Barboza, 13:12
- [PATCH v4 03/11] hw/riscv/sifive_u: use 'fdt' from MachineState, Daniel Henrique Barboza, 13:11
- [PATCH v4 02/11] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 13:11
- [PATCH v4 01/11] tests/avocado: add RISC-V OpenSBI boot test, Daniel Henrique Barboza, 13:11
- [PATCH v4 00/11] riscv: OpenSBI boot test and cleanups, Daniel Henrique Barboza, 13:11
- [PATCH] riscv: do not set the rounding mode via `gen_set_rm`, Saleem Abdulrasool, 13:10
- [PATCH] riscv: do not set the rounding mode via `gen_set_rm`, Saleem Abdulrasool, 13:10
- Re: [PATCH] riscv: do not set the rounding mode via `gen_set_rm`, Philippe Mathieu-Daudé, 13:01
- Re: [PATCH v3 07/10] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Alex Bennée, 09:18
- Re: [PATCH v2 12/12] hw/riscv: spike: Decouple create_fdt() dependency to ELF loading, Daniel Henrique Barboza, 08:58
- Re: [PATCH v3 01/10] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 06:18
- Re: [PATCH v2 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Daniel Henrique Barboza, 05:58
- Re: [PATCH v2 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Bin Meng, 05:38
- [PATCH v2 12/12] hw/riscv: spike: Decouple create_fdt() dependency to ELF loading, Bin Meng, 05:32
- Re: [PATCH v2 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Daniel Henrique Barboza, 05:24
- [PATCH v2 10/12] hw/riscv/boot.c: introduce riscv_default_firmware_name(), Bin Meng, 04:29
- [PATCH v2 11/12] hw/riscv/boot.c: Introduce riscv_find_firmware(), Bin Meng, 04:23
- [PATCH v2 09/12] hw/riscv/boot.c: make riscv_find_firmware() static, Bin Meng, 04:23
- [PATCH v2 08/12] hw/riscv: spike: Remove the out-of-date comments, Bin Meng, 04:23
- [PATCH v2 05/12] hw/char: riscv_htif: Move registers from CPUArchState to HTIFState, Bin Meng, 04:19
- [PATCH v2 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Bin Meng, 04:19
- [PATCH v2 03/12] hw/char: riscv_htif: Drop useless assignment of memory region, Bin Meng, 04:19
December 28, 2022
- Re: [PATCH v3 01/10] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 15:21
- Re: [PATCH v3 07/10] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Daniel Henrique Barboza, 14:04
- Re: [PATCH v3 09/10] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Philippe Mathieu-Daudé, 10:52
- Re: [PATCH v3 07/10] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Philippe Mathieu-Daudé, 10:51
- Re: [PATCH v3 01/10] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 10:18
- [PATCH qemu] target/riscv/cpu.c: Fix elen check, ~elta, 09:33
- [PATCH qemu] target/riscv/cpu.c: Fix elen check, ~elta, 09:33
- [PATCH v3 10/10] hw/riscv/boot.c: make riscv_load_initrd() static, Daniel Henrique Barboza, 08:34
- [PATCH v3 09/10] hw/riscv/boot.c: introduce riscv_load_kernel_and_initrd(), Daniel Henrique Barboza, 08:34
- [PATCH v3 08/10] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Daniel Henrique Barboza, 08:34
- [PATCH v3 07/10] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Daniel Henrique Barboza, 08:34
- [PATCH v3 06/10] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Daniel Henrique Barboza, 08:34
- [PATCH v3 05/10] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Daniel Henrique Barboza, 08:34
- [PATCH v3 03/10] hw/riscv/sifive_u: use 'fdt' from MachineState, Daniel Henrique Barboza, 08:34
- [PATCH v3 04/10] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 08:34
- [PATCH v3 02/10] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 08:33
- [PATCH v3 01/10] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 08:33
- [PATCH v3 00/10] irscv: OpenSBI boot test and cleanups, Daniel Henrique Barboza, 08:33
- Re: [PATCH v2 01/10] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 08:03
- Re: [PATCH v2 09/10] hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel(), Daniel Henrique Barboza, 08:01
- Re: [PATCH v2 01/10] tests/avocado: add RISC-V opensbi boot test, Philippe Mathieu-Daudé, 08:00
- Re: [PATCH v2 09/10] hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel(), Philippe Mathieu-Daudé, 07:56
- [PATCH v2 09/10] hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel(), Daniel Henrique Barboza, 07:43
- [PATCH v2 08/10] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Daniel Henrique Barboza, 07:43
- [PATCH v2 10/10] hw/riscv/boot.c: make riscv_load_initrd() static, Daniel Henrique Barboza, 07:43
- [PATCH v2 07/10] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Daniel Henrique Barboza, 07:43
- [PATCH v2 00/10] riscv: opensbi boot test and cleanups, Daniel Henrique Barboza, 07:43
- [PATCH v2 05/10] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Daniel Henrique Barboza, 07:43
- [PATCH v2 02/10] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 07:43
- [PATCH v2 06/10] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Daniel Henrique Barboza, 07:43
- [PATCH v2 03/10] hw/riscv/sifive_u: use 'fdt' from MachineState, Daniel Henrique Barboza, 07:43
- [PATCH v2 04/10] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 07:43
- [PATCH v2 01/10] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 07:43
- re:Re: [PATCH] target/riscv/cpu.c: Fix elen check, 503386372, 01:25
- [PATCH v9 7/9] target/riscv: add support for Zcmt extension, Weiwei Li, 01:21
- [PATCH v9 0/9] support subsets of code size reduction extension, Weiwei Li, 01:21
- [PATCH v9 5/9] target/riscv: add support for Zcb extension, Weiwei Li, 01:21
- [PATCH v9 1/9] target/riscv: add cfg properties for Zc* extension, Weiwei Li, 01:21
- [PATCH v9 6/9] target/riscv: add support for Zcmp extension, Weiwei Li, 01:20
- [PATCH v9 9/9] disas/riscv.c: add disasm support for Zc*, Weiwei Li, 01:20
- [PATCH v9 3/9] target/riscv: add support for Zcf extension, Weiwei Li, 01:20
- [PATCH v9 2/9] target/riscv: add support for Zca extension, Weiwei Li, 01:20
- [PATCH v9 4/9] target/riscv: add support for Zcd extension, Weiwei Li, 01:20
- [PATCH v9 8/9] target/riscv: expose properties for Zc* extension, Weiwei Li, 01:20
- Re: [PATCH] target/riscv/cpu.c: Fix elen check, Alistair Francis, 00:46
- Re: [PATCH v8 0/9] support subsets of code size reduction extension, Alistair Francis, 00:43
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Alistair Francis, 00:38
December 27, 2022
- Re: [PATCH 11/12] hw/riscv/boot.c: Introduce riscv_find_firmware(), Alistair Francis, 23:36
- Re: [PATCH 08/12] hw/riscv: spike: Remove the out-of-date comments, Alistair Francis, 23:31
- Re: [PATCH 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Alistair Francis, 23:21
- Re: [PATCH 05/12] hw/char: riscv_htif: Move registers from CPUArchState to HTIFState, Alistair Francis, 23:20
- Re: [PATCH 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Bin Meng, 22:58
- Re: [PATCH 03/12] hw/char: riscv_htif: Drop useless assignment of memory region, Alistair Francis, 22:34
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Wainer dos Santos Moschetta, 20:21
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 13:02
- Re: [PATCH 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Daniel Henrique Barboza, 12:51
- Re: [PATCH 11/12] hw/riscv/boot.c: Introduce riscv_find_firmware(), Daniel Henrique Barboza, 12:40
- Re: [PATCH 08/12] hw/riscv: spike: Remove the out-of-date comments, Daniel Henrique Barboza, 12:38
- Re: [PATCH 05/12] hw/char: riscv_htif: Move registers from CPUArchState to HTIFState, Daniel Henrique Barboza, 12:33
- Re: [PATCH 03/12] hw/char: riscv_htif: Drop useless assignment of memory region, Daniel Henrique Barboza, 12:30
- Re: [PATCH 12/12] hw/riscv: spike: Decouple create_fdt() dependency to ELF loading, Daniel Henrique Barboza, 09:33
- [PATCH 12/12] hw/riscv: spike: Decouple create_fdt() dependency to ELF loading, Bin Meng, 01:49
- [PATCH 11/12] hw/riscv/boot.c: Introduce riscv_find_firmware(), Bin Meng, 01:49
- [PATCH 10/12] hw/riscv/boot.c: introduce riscv_default_firmware_name(), Bin Meng, 01:49
- [PATCH 09/12] hw/riscv/boot.c: make riscv_find_firmware() static, Bin Meng, 01:49
- [PATCH 05/12] hw/char: riscv_htif: Move registers from CPUArchState to HTIFState, Bin Meng, 01:49
- [PATCH 08/12] hw/riscv: spike: Remove the out-of-date comments, Bin Meng, 01:49
- [PATCH 03/12] hw/char: riscv_htif: Drop useless assignment of memory region, Bin Meng, 01:48
- [PATCH 00/12] hw/riscv: Improve Spike HTIF emulation fidelity, Bin Meng, 01:48
December 26, 2022
- Re: [PATCH 13/15] hw/riscv/spike.c: simplify create_fdt(), Daniel Henrique Barboza, 09:18
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 09:00
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 08:56
- Re: [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 08:52
- Re: [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Bin Meng, 08:49
December 23, 2022
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 22:52
- Re: [PATCH v2 4/4] docs/devel: Rules on #include in headers, Alex Bennée, 18:41
- [PATCH v2 13/15] RISC-V: Add initial support for T-Head C906, Christoph Muellner, 13:00
- [PATCH v2 14/15] RISC-V: Adding XTheadFmv ISA extension, Christoph Muellner, 13:00
- [PATCH v2 12/15] RISC-V: Set minimum priv version for Zfh to 1.11, Christoph Muellner, 13:00
- [PATCH v2 10/15] RISC-V: Adding T-Head FMemIdx extension, Christoph Muellner, 13:00
- [PATCH v2 08/15] RISC-V: Adding T-Head MemPair extension, Christoph Muellner, 13:00
- [PATCH v2 15/15] target/riscv: add a MAINTAINERS entry for XThead* extension support, Christoph Muellner, 13:00
- [PATCH v2 11/15] RISC-V: Adding T-Head XMAE support, Christoph Muellner, 13:00
- [PATCH v2 07/15] RISC-V: Adding T-Head multiply-accumulate instructions, Christoph Muellner, 13:00
- [PATCH v2 09/15] RISC-V: Adding T-Head MemIdx extension, Christoph Muellner, 13:00
- [PATCH v2 04/15] RISC-V: Adding XTheadBb ISA extension, Christoph Muellner, 13:00
- [PATCH v2 03/15] RISC-V: Adding XTheadBa ISA extension, Christoph Muellner, 13:00
- [PATCH v2 01/15] RISC-V: Adding XTheadCmo ISA extension, Christoph Muellner, 13:00
- [PATCH v2 06/15] RISC-V: Adding XTheadCondMov ISA extension, Christoph Muellner, 13:00
- [PATCH v2 05/15] RISC-V: Adding XTheadBs ISA extension, Christoph Muellner, 13:00
- [PATCH v2 00/15] Add support for the T-Head vendor extensions, Christoph Muellner, 13:00
- [PATCH v2 02/15] RISC-V: Adding XTheadSync ISA extension, Christoph Muellner, 13:00
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Anup Patel, 08:14
- Re: [PATCH 13/15] hw/riscv/spike.c: simplify create_fdt(), Bin Meng, 08:06
- Re: [PATCH 12/15] hw/riscv/boot.c: make riscv_load_initrd() static, Bin Meng, 07:56
- Re: [PATCH 11/15] hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel(), Bin Meng, 07:55
- Re: [PATCH 10/15] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Bin Meng, 05:56
- Re: [PATCH v2 4/4] docs/devel: Rules on #include in headers, Bernhard Beschow, 05:47
- Re: [PATCH 09/15] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Bin Meng, 05:47
- Re: [PATCH 08/15] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Bin Meng, 05:32
- Re: [PATCH 07/15] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Bin Meng, 05:16
- Re: [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Bin Meng, 05:05
- Re: [PATCH 05/15] hw/riscv/boot.c: introduce riscv_default_firmware_name(), Bin Meng, 04:21
- Re: [PATCH 04/15] hw/riscv/boot.c: make riscv_find_firmware() static, Bin Meng, 04:13
- Re: [PATCH 03/15] hw/riscv/sifive_u: use 'fdt' from MachineState, Bin Meng, 04:11
- Re: [PATCH 02/15] hw/riscv/spike: use 'fdt' from MachineState, Bin Meng, 04:10
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 01:25
December 22, 2022
- Re: [PATCH v2 1/4] include/hw/virtio: Break inclusion loop, Jason Wang, 23:07
- Re: [PATCH v2 1/4] include/hw/virtio: Break inclusion loop, Edgar E. Iglesias, 22:31
- Re: [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Alistair Francis, 22:19
- Re: [PATCH 05/15] hw/riscv/boot.c: introduce riscv_default_firmware_name(), Alistair Francis, 22:18
- Re: [PATCH 04/15] hw/riscv/boot.c: make riscv_find_firmware() static, Alistair Francis, 22:13
- Re: [PATCH 03/15] hw/riscv/sifive_u: use 'fdt' from MachineState, Alistair Francis, 22:12
- Re: [PATCH 02/15] hw/riscv/spike: use 'fdt' from MachineState, Alistair Francis, 22:10
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Alistair Francis, 21:41
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 15:58
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Anup Patel, 11:56
- Re: [PATCH 02/15] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 11:43
- Re: [PATCH 12/15] hw/riscv/boot.c: make riscv_load_initrd() static, Philippe Mathieu-Daudé, 09:29
- Re: [PATCH 10/15] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Philippe Mathieu-Daudé, 09:28
- Re: [PATCH 09/15] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Philippe Mathieu-Daudé, 09:28
- Re: [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Philippe Mathieu-Daudé, 09:27
- Re: [PATCH 04/15] hw/riscv/boot.c: make riscv_find_firmware() static, Philippe Mathieu-Daudé, 09:26
- Re: [PATCH 03/15] hw/riscv/sifive_u: use 'fdt' from MachineState, Philippe Mathieu-Daudé, 09:25
- Re: [PATCH 02/15] hw/riscv/spike: use 'fdt' from MachineState, Philippe Mathieu-Daudé, 09:25
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 07:56
- Re: [PATCH v2 0/4] Clean up includes, Markus Armbruster, 07:10
- [PATCH v2 2/4] include: Include headers where needed, Markus Armbruster, 07:08
- [PATCH v2 1/4] include/hw/virtio: Break inclusion loop, Markus Armbruster, 07:08
- [PATCH v2 4/4] docs/devel: Rules on #include in headers, Markus Armbruster, 07:08
- [PATCH v2 0/4] Clean up includes, Markus Armbruster, 07:08
- [PATCH v2 3/4] include: Don't include qemu/osdep.h, Markus Armbruster, 07:08
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 05:47
- Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Bin Meng, 05:25
December 21, 2022
- [PATCH 15/15] hw/riscv/sifive_u: simplify create_fdt(), Daniel Henrique Barboza, 13:23
- [PATCH 14/15] hw/riscv/virt.c: simplify create_fdt(), Daniel Henrique Barboza, 13:23
- [PATCH 13/15] hw/riscv/spike.c: simplify create_fdt(), Daniel Henrique Barboza, 13:23
- [PATCH 12/15] hw/riscv/boot.c: make riscv_load_initrd() static, Daniel Henrique Barboza, 13:23
- [PATCH 11/15] hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel(), Daniel Henrique Barboza, 13:23
- [PATCH 10/15] hw/riscv/boot.c: use MachineState in riscv_load_kernel(), Daniel Henrique Barboza, 13:23
- [PATCH 09/15] hw/riscv/boot.c: use MachineState in riscv_load_initrd(), Daniel Henrique Barboza, 13:23
- [PATCH 08/15] hw/riscv: write bootargs 'chosen' FDT after riscv_load_kernel(), Daniel Henrique Barboza, 13:23
- [PATCH 07/15] hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd(), Daniel Henrique Barboza, 13:23
- [PATCH 06/15] hw/riscv/spike.c: load initrd right after riscv_load_kernel(), Daniel Henrique Barboza, 13:23
- [PATCH 04/15] hw/riscv/boot.c: make riscv_find_firmware() static, Daniel Henrique Barboza, 13:23
- [PATCH 05/15] hw/riscv/boot.c: introduce riscv_default_firmware_name(), Daniel Henrique Barboza, 13:23
- [PATCH 03/15] hw/riscv/sifive_u: use 'fdt' from MachineState, Daniel Henrique Barboza, 13:23
- [PATCH 02/15] hw/riscv/spike: use 'fdt' from MachineState, Daniel Henrique Barboza, 13:23
- [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test, Daniel Henrique Barboza, 13:23
- [PATCH 00/15] riscv: opensbi boot test and cleanups, Daniel Henrique Barboza, 13:23
- Re: [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Richard Henderson, 12:08
- Re: [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Alistair Francis, 01:21
December 20, 2022
- Re: [PATCH] hw/riscv: Add support to change default RISCV hart memory region, Vysakh P Pillai, 10:27
- Re: [PATCH 1/2] include/hw/virtio: Break inclusion loop, Michael S. Tsirkin, 10:06
- Re: [PATCH 2/2] include: Include headers where needed, Michael S. Tsirkin, 10:05
- Re: [PATCH v3 1/5] dump: Include missing "cpu.h" header for tswap32/tswap64() declarations, Daniel Henrique Barboza, 05:45
December 17, 2022
- Re: [PATCH v12 08/61] target/riscv: add fault-only-first unit stride load, Richard Henderson, 13:28
- Re: [PATCH v12 08/61] target/riscv: add fault-only-first unit stride load, Philippe Mathieu-Daudé, 13:22
- Re: [PATCH v2 7/9] target/riscv/cpu: Restrict some sysemu-specific fields from CPUArchState, Philippe Mathieu-Daudé, 13:00
- [PATCH v2 8/9] target/sparc/sysemu: Remove pointless CONFIG_USER_ONLY guard, Philippe Mathieu-Daudé, 12:31
- [PATCH v2 9/9] target/xtensa/cpu: Include missing "memory.h" header, Philippe Mathieu-Daudé, 12:31
- [PATCH v2 7/9] target/riscv/cpu: Restrict some sysemu-specific fields from CPUArchState, Philippe Mathieu-Daudé, 12:30
- [PATCH v2 6/9] target/riscv/cpu: Move Floating-Point fields closer, Philippe Mathieu-Daudé, 12:30
- [PATCH v2 5/9] target/ppc/kvm: Remove unused "sysbus.h" header, Philippe Mathieu-Daudé, 12:30
- [PATCH v2 4/9] target/ppc/internal: Restrict MMU declarations to sysemu, Philippe Mathieu-Daudé, 12:29
- [PATCH v2 3/9] target/loongarch/cpu: Restrict "memory.h" header to sysemu, Philippe Mathieu-Daudé, 12:29
- [PATCH v2 2/9] target/loongarch/cpu: Remove unused "sysbus.h" header, Philippe Mathieu-Daudé, 12:29
- [PATCH v2 1/9] target/alpha: Remove obsolete STATUS document, Philippe Mathieu-Daudé, 12:29
- [PATCH v2 0/9] target/misc: Header cleanups around "cpu.h", Philippe Mathieu-Daudé, 12:29
- Re: [PATCH 03/10] target/loongarch/cpu: Remove unused "sysbus.h" header, Philippe Mathieu-Daudé, 08:26
- Re: [PATCH 03/10] target/loongarch/cpu: Remove unused "sysbus.h" header, Bernhard Beschow, 07:27
- Re: [PATCH 07/10] target/ppc/internal: Restrict MMU declarations to sysemu, Philippe Mathieu-Daudé, 05:53
December 16, 2022
- Re: [PATCH 10/10] target/xtensa/cpu: Include missing "memory.h" header, Richard Henderson, 19:41
- Re: [PATCH 08/10] target/riscv/cpu: Restrict sysemu-specific fields from CPUArchState, Richard Henderson, 19:40
- Re: [PATCH 07/10] target/ppc/internal: Restrict MMU declarations to sysemu, Richard Henderson, 19:38
- Re: [PATCH 06/10] target/ppc/helper: Include missing "cpu.h" header, Richard Henderson, 19:37
- Re: [PATCH 05/10] target/m68k/helper: Include missing "cpu.h" header, Richard Henderson, 19:37
- Re: [PATCH 04/10] target/loongarch/cpu: Restrict "memory.h" header to sysemu, Richard Henderson, 19:37
- Re: [PATCH 03/10] target/loongarch/cpu: Remove unused "sysbus.h" header, Richard Henderson, 19:34
- Re: [PATCH 02/10] target/hexagon: Declare hexagon_regnames[] in "cpu.h", Richard Henderson, 19:33
- Re: [PATCH 01/10] target/hppa/helper: Include missing "cpu.h" header, Richard Henderson, 19:31
- RE: [PATCH 02/10] target/hexagon: Declare hexagon_regnames[] in "cpu.h", Taylor Simpson, 17:49
- [PATCH 10/10] target/xtensa/cpu: Include missing "memory.h" header, Philippe Mathieu-Daudé, 17:06
- [PATCH 09/10] target/sparc/sysemu: Remove pointless CONFIG_USER_ONLY guard, Philippe Mathieu-Daudé, 17:06
- [PATCH 08/10] target/riscv/cpu: Restrict sysemu-specific fields from CPUArchState, Philippe Mathieu-Daudé, 17:06
- [PATCH 07/10] target/ppc/internal: Restrict MMU declarations to sysemu, Philippe Mathieu-Daudé, 17:06
- [PATCH 06/10] target/ppc/helper: Include missing "cpu.h" header, Philippe Mathieu-Daudé, 17:06
- [PATCH 05/10] target/m68k/helper: Include missing "cpu.h" header, Philippe Mathieu-Daudé, 17:06
- [PATCH 04/10] target/loongarch/cpu: Restrict "memory.h" header to sysemu, Philippe Mathieu-Daudé, 17:06
- [PATCH 03/10] target/loongarch/cpu: Remove unused "sysbus.h" header, Philippe Mathieu-Daudé, 17:06
- [PATCH 02/10] target/hexagon: Declare hexagon_regnames[] in "cpu.h", Philippe Mathieu-Daudé, 17:06
- [PATCH 01/10] target/hppa/helper: Include missing "cpu.h" header, Philippe Mathieu-Daudé, 17:05
- [PATCH 00/10] target/misc: Header cleanups around "cpu.h", Philippe Mathieu-Daudé, 17:05
- [PATCH v3 5/5] target/cpu: Restrict do_transaction_failed() handlers to sysemu, Philippe Mathieu-Daudé, 16:56
- [PATCH v3 4/5] target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemu, Philippe Mathieu-Daudé, 16:56
- [PATCH v3 3/5] gdbstub: Use vaddr type for generic insert/remove_breakpoint() API, Philippe Mathieu-Daudé, 16:56
- [PATCH v3 2/5] cputlb: Restrict SavedIOTLB to system emulation, Philippe Mathieu-Daudé, 16:55
- [PATCH v3 1/5] dump: Include missing "cpu.h" header for tswap32/tswap64() declarations, Philippe Mathieu-Daudé, 16:55
- [PATCH v3 0/5] target/cpu: System/User cleanups around hwaddr/vaddr, Philippe Mathieu-Daudé, 16:55
- Re: [PATCH for-8.0 00/19] Convert most CPU classes to 3-phase reset, Peter Maydell, 11:02
- Re: [PATCH v4] riscv: Allow user to set the satp mode, Alexandre Ghiti, 08:03
- [PATCH v1 10/10] gdbstub: retire exec/gdbstub.h, Alex Bennée, 06:22
- [PATCH v1 06/10] includes: move tb_flush into its own header, Alex Bennée, 06:22
- Re: [PATCH v4] riscv: Allow user to set the satp mode, Frank Chang, 04:32
December 15, 2022
- Re: [PATCH] target/riscv/cpu.c: Fix elen check, Frank Chang, 21:01
- Re: [PATCH v3 2/3] target/riscv: Extend isa_ext_data for single letter extensions, Alistair Francis, 20:41
- Re: [PATCH] target/riscv/cpu.c: Fix elen check, LIU Zhiwei, 20:38
- [PATCH 2/2] target/riscv: Trap on writes to stimecmp from VS when hvictl.VTI=1, Andrew Bresticker, 17:45
- [PATCH 1/2] target/riscv: Fix up masking of vsip/vsie accesses, Andrew Bresticker, 17:45
- Re: [RFC PATCH] includes: move tb_flush into its own header, Philippe Mathieu-Daudé, 12:40
- [PATCH] target/riscv/cpu.c: Fix elen check, Elta, 10:09
- [RFC PATCH] includes: move tb_flush into its own header, Alex Bennée, 09:09
- Re: [PATCH v3 1/3] update-linux-headers: Version 6.1-rc8, Bin Meng, 08:11
- Re: [PATCH] hw/riscv: Add support to change default RISCV hart memory region, Bin Meng, 08:10
December 14, 2022
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Alistair Francis, 22:25
- Re: [PATCH v4 4/4] hw/nvme: fix missing cq eventidx update, Keith Busch, 16:08
December 12, 2022
- Re: [PATCH] include: Don't include qemu/osdep.h, Alistair Francis, 16:55
- Re: [PATCH] include: Don't include qemu/osdep.h, Daniel P . Berrangé, 13:04
- RE: [PATCH] include: Don't include qemu/osdep.h, Taylor Simpson, 11:56
- Re: [PATCH 1/2] include/hw/virtio: Break inclusion loop, Stefano Garzarella, 09:49
- [PATCH v4 4/4] hw/nvme: fix missing cq eventidx update, Klaus Jensen, 06:44
- Re: [PATCH v3 4/4] hw/nvme: fix missing cq eventidx update, Klaus Jensen, 06:39
- Re: [PATCH v3 4/4] hw/nvme: fix missing cq eventidx update, Philippe Mathieu-Daudé, 06:37
- [PATCH v3 4/4] hw/nvme: fix missing cq eventidx update, Klaus Jensen, 06:32
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Anup Patel, 06:12
- Re: [PATCH] include: Don't include qemu/osdep.h, Bin Meng, 05:26
- [PATCH v4] riscv: Allow user to set the satp mode, Alexandre Ghiti, 05:23
- Re: [PATCH 03/11] RISC-V: Adding T-Head SYNC instructions, LIU Zhiwei, 04:22
- Re: [PATCH 03/11] RISC-V: Adding T-Head SYNC instructions, LIU Zhiwei, 04:13
- Re: [PATCH] include: Don't include qemu/osdep.h, Philippe Mathieu-Daudé, 02:37
- [PATCH] include: Don't include qemu/osdep.h, Markus Armbruster, 02:04
- Re: [PATCH v3 16/16] hw/intc: sifive_plic: Fix the pending register range check, Alistair Francis, 01:12
- Re: [PATCH v3 0/3] target/riscv: Apply KVM policy to ISA extensions, Alistair Francis, 01:03
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Alistair Francis, 00:54
- Re: [RFC PATCH] RISC-V: Save mmu_idx using FIELD_DP32 not OR, Alistair Francis, 00:51
- Re: [PATCH 2/2] include: Include headers where needed, Alistair Francis, 00:49
- Re: [PATCH 1/2] include/hw/virtio: Break inclusion loop, Alistair Francis, 00:46
- Re: [PATCH v3 15/16] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Alistair Francis, 00:46
December 11, 2022
- [PATCH] hw/riscv: Add support to change default RISCV hart memory region, Vysakh P Pillai, 00:28
December 10, 2022
- [PATCH v3 16/16] hw/intc: sifive_plic: Fix the pending register range check, Bin Meng, 22:17
- [PATCH v3 15/16] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Bin Meng, 22:17
- [PATCH v3 14/16] hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0, Bin Meng, 22:17
- [PATCH v3 11/16] hw/riscv: sifive_e: Fix the number of interrupt sources of PLIC, Bin Meng, 22:17
- [PATCH v3 10/16] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Bin Meng, 22:16
- [PATCH v3 13/16] hw/riscv: virt: Fix the value of "riscv, ndev" in the dtb, Bin Meng, 22:16
- [PATCH v3 12/16] hw/riscv: sifive_u: Avoid using magic number for "riscv, ndev", Bin Meng, 22:16
- [PATCH v3 09/16] hw/intc: sifive_plic: Update "num-sources" property default value, Bin Meng, 22:16
- [PATCH v3 08/16] hw/intc: sifive_plic: Use error_setg() to propagate the error up via errp in sifive_plic_realize(), Bin Meng, 22:16
- [PATCH v3 07/16] hw/intc: sifive_plic: Improve robustness of the PLIC config parser, Bin Meng, 22:16
- [PATCH v3 06/16] hw/intc: sifive_plic: Drop PLICMode_H, Bin Meng, 22:16
- [PATCH v3 05/16] hw/riscv: spike: Remove misleading comments, Bin Meng, 22:16
- [PATCH v3 03/16] hw/riscv: Fix opentitan dependency to SIFIVE_PLIC, Bin Meng, 22:16
- [PATCH v3 01/16] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Bin Meng, 22:16
- [PATCH v3 04/16] hw/riscv: Sort machines Kconfig options in alphabetical order, Bin Meng, 22:16
- Re: [PATCH 1/2] include/hw/virtio: Break inclusion loop, Philippe Mathieu-Daudé, 10:57
- [PATCH 2/2] include: Include headers where needed, Markus Armbruster, 08:39
- [PATCH 0/2] Clean up includes, Markus Armbruster, 08:39
- [PATCH 1/2] include/hw/virtio: Break inclusion loop, Markus Armbruster, 08:39
December 08, 2022
- Re: [RFC PATCH] RISC-V: Save mmu_idx using FIELD_DP32 not OR, LIU Zhiwei, 22:19
- Re: [PATCH v2 14/16] hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0, Wilfred Mallawa, 17:49
- Re: [PATCH v2 01/16] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Wilfred Mallawa, 17:46
- Re: [PATCH v2 04/16] hw/riscv: Sort machines Kconfig options in alphabetical order, Wilfred Mallawa, 17:45
- Re: [PATCH 1/2] target/riscv: Simplify helper_sret() a little bit, Wilfred Mallawa, 17:43
- Re: [PATCH v2 3/3] hw/nvme: fix missing cq eventidx update, Guenter Roeck, 13:37
- [RFC PATCH] RISC-V: Save mmu_idx using FIELD_DP32 not OR, Christoph Muellner, 10:12
- [PATCH v3 3/3] target/riscv: kvm: Support selecting VCPU extensions, Mayuresh Chitale, 09:55
- [PATCH v3 2/3] target/riscv: Extend isa_ext_data for single letter extensions, Mayuresh Chitale, 09:55
- [PATCH v3 1/3] update-linux-headers: Version 6.1-rc8, Mayuresh Chitale, 09:54
- [PATCH v3 0/3] target/riscv: Apply KVM policy to ISA extensions, Mayuresh Chitale, 09:54
- [PATCH v2 3/3] hw/nvme: fix missing cq eventidx update, Klaus Jensen, 08:34
- Re: [PATCH v2 04/16] hw/riscv: Sort machines Kconfig options in alphabetical order, Philippe Mathieu-Daudé, 05:40
- Re: [PATCH v2 08/16] hw/intc: sifive_plic: Use error_setg() to propagate the error up via errp in sifive_plic_realize(), Philippe Mathieu-Daudé, 05:40
- Re: [PATCH v2 01/16] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Philippe Mathieu-Daudé, 05:38
- Re: [PATCH 0/1] hw/nvme: shadow doorbells broken on riscv64, Philippe Mathieu-Daudé, 05:31
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Anup Patel, 03:41
- Re: [PATCH 2/2] target/riscv: Clear mstatus.MPRV when leaving M-mode for priv spec 1.12+, Alistair Francis, 00:43
December 07, 2022
- Re: [PATCH v2 08/16] hw/intc: sifive_plic: Use error_setg() to propagate the error up via errp in sifive_plic_realize(), Alistair Francis, 23:19
- Re: [PATCH 2/2] target/riscv: Clear mstatus.MPRV when leaving M-mode for priv spec 1.12+, Alistair Francis, 23:18
- Re: [PATCH 1/2] target/riscv: Simplify helper_sret() a little bit, Alistair Francis, 23:17
- Re: [PATCH v2 2/5] target/riscv: Update VS timer whenever htimedelta changes, Alistair Francis, 22:30
- Re: [PATCH 14/15] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Bin Meng, 05:12
- [PATCH v2 16/16] hw/intc: sifive_plic: Fix the pending register range check, Bin Meng, 05:04
- [PATCH v2 15/16] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Bin Meng, 05:04
- [PATCH v2 14/16] hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0, Bin Meng, 05:04
- [PATCH v2 09/16] hw/intc: sifive_plic: Update "num-sources" property default value, Bin Meng, 05:04
- [PATCH v2 12/16] hw/riscv: sifive_u: Avoid using magic number for "riscv, ndev", Bin Meng, 05:04
- [PATCH v2 10/16] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Bin Meng, 05:04
- [PATCH v2 13/16] hw/riscv: virt: Fix the value of "riscv, ndev" in the dtb, Bin Meng, 05:04
- [PATCH v2 11/16] hw/riscv: sifive_e: Fix the number of interrupt sources of PLIC, Bin Meng, 05:04
- [PATCH v2 07/16] hw/intc: sifive_plic: Improve robustness of the PLIC config parser, Bin Meng, 05:04
- [PATCH v2 08/16] hw/intc: sifive_plic: Use error_setg() to propagate the error up via errp in sifive_plic_realize(), Bin Meng, 05:04
- [PATCH v2 06/16] hw/intc: sifive_plic: Drop PLICMode_H, Bin Meng, 05:04
- [PATCH v2 05/16] hw/riscv: spike: Remove misleading comments, Bin Meng, 05:04
- [PATCH v2 04/16] hw/riscv: Sort machines Kconfig options in alphabetical order, Bin Meng, 05:04
- [PATCH v2 01/16] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Bin Meng, 05:04
- [PATCH v2 03/16] hw/riscv: Fix opentitan dependency to SIFIVE_PLIC, Bin Meng, 05:04
- [PATCH 2/2] target/riscv: Clear mstatus.MPRV when leaving M-mode for priv spec 1.12+, Bin Meng, 04:01
- [PATCH 1/2] target/riscv: Simplify helper_sret() a little bit, Bin Meng, 04:01
- Re: [PATCH 09/15] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Conor Dooley, 03:29
- Re: [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Philippe Mathieu-Daudé, 02:00
- Re: [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Alistair Francis, 01:46
- Re: [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Alistair Francis, 00:37
- Re: [PATCH] target/riscv: Fix mret exception cause when no pmp rule is configured, Alistair Francis, 00:18
- Re: [PATCH 15/15] hw/intc: sifive_plic: Fix the pending register range check, Alistair Francis, 00:08
December 06, 2022
- Re: [PATCH 14/15] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Alistair Francis, 23:38
- Re: [PATCH 13/15] hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0, Alistair Francis, 23:37
- Re: [PATCH 12/15] hw/riscv: virt: Fix the value of "riscv, ndev" in the dtb, Alistair Francis, 23:36
- Re: [PATCH 11/15] hw/riscv: sifive_u: Avoid using magic number for "riscv, ndev", Alistair Francis, 23:34
- Re: [PATCH 10/15] hw/riscv: sifive_e: Fix the number of interrupt sources of PLIC, Alistair Francis, 23:32
- Re: [PATCH 09/15] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Alistair Francis, 23:31
- Re: [PATCH 08/15] hw/intc: sifive_plic: Update "num-sources" property default value, Alistair Francis, 23:29
- Re: [PATCH 07/15] hw/intc: sifive_plic: Improve robustness of the PLIC config parser, Alistair Francis, 23:22
- Re: [PATCH v3 1/3] hw/misc: sifive_e_aon: Support the watchdog timer of HiFive 1 rev b., Alistair Francis, 23:02
- Re: [PATCH v4] RISC-V: Add Zawrs ISA extension support, Alistair Francis, 22:01
- Re: [PATCH] hw/intc: sifive_plic: fix out-of-bound access of source_priority array, Alistair Francis, 21:59
- Re: [PATCH] target/riscv: Fix mret exception cause when no pmp rule is configured, Alistair Francis, 02:06
- Re: [PATCH v3 2/3] hw/riscv: sifive_e: Support the watchdog timer of HiFive 1 rev b., Alistair Francis, 02:03
- Re: [PATCH v3 0/3] Add (more) missing PolarFire SoC io regions, Alistair Francis, 01:58
- Re: [PATCH v3] riscv: Allow user to set the satp mode, Andrew Jones, 01:09
- Re: [PATCH v3] riscv: Allow user to set the satp mode, Alexandre Ghiti, 00:57
December 05, 2022
- Re: [PATCH] target/riscv: Fix mret exception cause when no pmp rule is configured, Wilfred Mallawa, 18:13
- Re: [PATCH v3 3/3] hw/{misc, riscv}: pfsoc: add system controller as unimplemented, Alistair Francis, 17:50
- Re: [PATCH 15/15] hw/intc: sifive_plic: Fix the pending register range check, Wilfred Mallawa, 17:06
- Re: [PATCH v2 3/3] target/riscv: kvm: Support selecting VCPU extensions, Bin Meng, 10:37
- Re: [PATCH v2 2/3] target/riscv: Extend isa_ext_data for single letter extensions, Bin Meng, 10:01
- [PATCH v2 1/3] update-linux-headers: Version 6.1-rc8, Mayuresh Chitale, 05:26
- [PATCH v2 2/3] target/riscv: Extend isa_ext_data for single letter extensions, Mayuresh Chitale, 05:26
- [PATCH v2 3/3] target/riscv: kvm: Support selecting VCPU extensions, Mayuresh Chitale, 05:26
- [PATCH v2 0/3] target/riscv: Apply KVM policy to ISA extensions, Mayuresh Chitale, 05:26
- Re: [PATCH 15/15] hw/intc: sifive_plic: Fix the pending register range check, Bin Meng, 03:22
- [PATCH] target/riscv: Fix mret exception cause when no pmp rule is configured, Bin Meng, 01:53
December 04, 2022
- Re: [PATCH 06/15] hw/intc: sifive_plic: Drop PLICMode_H, Alistair Francis, 17:26
- Re: [PATCH 05/15] hw/riscv: spike: Remove misleading comments, Alistair Francis, 17:25
- Re: [PATCH 04/15] hw/riscv: Sort machines Kconfig options in alphabetical order, Alistair Francis, 17:25
- Re: [PATCH 03/15] hw/riscv: Fix opentitan dependency to SIFIVE_PLIC, Alistair Francis, 17:24
- Re: [PATCH 01/15] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Alistair Francis, 17:22
December 03, 2022
- [PATCH] target/riscv: Set pc_succ_insn for !rvc illegal insn, Richard Henderson, 12:57
December 01, 2022
- Re: [PATCH 15/15] hw/intc: sifive_plic: Fix the pending register range check, Wilfred Mallawa, 19:28
- Re: [PATCH 14/15] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Wilfred Mallawa, 19:11
- Re: [PATCH 11/15] hw/riscv: sifive_u: Avoid using magic number for "riscv, ndev", Wilfred Mallawa, 19:06
- Re: [PATCH 10/15] hw/riscv: sifive_e: Fix the number of interrupt sources of PLIC, Wilfred Mallawa, 19:05
- Re: [PATCH 09/15] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Wilfred Mallawa, 19:03
- Re: [PATCH 06/15] hw/intc: sifive_plic: Drop PLICMode_H, Wilfred Mallawa, 18:57
- Re: [PATCH 05/15] hw/riscv: spike: Remove misleading comments, Wilfred Mallawa, 18:40
- Re: [PATCH 03/15] hw/riscv: Fix opentitan dependency to SIFIVE_PLIC, Wilfred Mallawa, 18:36
- Re: [PATCH v3] riscv: Allow user to set the satp mode, Andrew Jones, 09:47
- [PATCH 15/15] hw/intc: sifive_plic: Fix the pending register range check, Bin Meng, 09:09
- [PATCH 14/15] hw/riscv: opentitan: Drop "hartid-base" and "priority-base" initialization, Bin Meng, 09:09
- [PATCH 13/15] hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0, Bin Meng, 09:09
- [PATCH 12/15] hw/riscv: virt: Fix the value of "riscv, ndev" in the dtb, Bin Meng, 09:08
- [PATCH 10/15] hw/riscv: sifive_e: Fix the number of interrupt sources of PLIC, Bin Meng, 09:08
- [PATCH 11/15] hw/riscv: sifive_u: Avoid using magic number for "riscv, ndev", Bin Meng, 09:08
- [PATCH 09/15] hw/riscv: microchip_pfsoc: Fix the number of interrupt sources of PLIC, Bin Meng, 09:08
- [PATCH 08/15] hw/intc: sifive_plic: Update "num-sources" property default value, Bin Meng, 09:08
- [PATCH 04/15] hw/riscv: Sort machines Kconfig options in alphabetical order, Bin Meng, 09:08
- [PATCH 07/15] hw/intc: sifive_plic: Improve robustness of the PLIC config parser, Bin Meng, 09:08
- [PATCH 05/15] hw/riscv: spike: Remove misleading comments, Bin Meng, 09:08
- [PATCH 06/15] hw/intc: sifive_plic: Drop PLICMode_H, Bin Meng, 09:08
- [PATCH 01/15] hw/riscv: Select MSI_NONBROKEN in SIFIVE_PLIC, Bin Meng, 09:08
- [PATCH 03/15] hw/riscv: Fix opentitan dependency to SIFIVE_PLIC, Bin Meng, 09:08
- [PATCH v3] riscv: Allow user to set the satp mode, Alexandre Ghiti, 04:36

[Prev Period]

[Next Period]

Mail converted by MHonArc